

# SN65553, SN65554, SN75553, SN75554 ELECTROLUMINESCENT COLUMN DRIVERS

D2744, MARCH 1983 - REVISED DECEMBER 1989



- Each Device Drives 32 Electrodes
- 60-V Output Voltage Swing Capability
- 15-mA Output Source and Sink Current Capability
- High-Speed Serially-Shifted Data Input
- Totem-Pole Outputs
- Latches on All Driver Outputs

## description

The SN65553, SN65554, SN75553, and SN75554 are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive the column electrodes of an electroluminescent display. The SN65554 and SN75554 output sequence is reversed from the SN65553 and SN75553 for ease in printed circuit board layout.

The devices consist of a 32-bit shift register, 32 latches, and 32 output AND gates. Serial data is entered into the shift register on the low-to-high transition of CLOCK. When high, LATCH ENABLE transfers the shift register contents to the outputs of the 32 latches. When OUTPUT ENABLE is high, all Q outputs are enabled. Serial data output from the shift register may be used to cascade shift registers. This output is not affected by LATCH ENABLE or OUTPUT ENABLE.

The SN65553 and SN65554 are characterized for operation from -40°C to 85°C. The SN75553 and SN75554 are characterized for operation from 0°C to 70°C.



NC -- No internal connection

<sup>†</sup>BIDFET -- Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip -- patented process.



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



Copyright © 1989, Texas Instruments Incorporated

# SN65553, SN65554, SN75553, SN75554 ELECTROLUMINESCENT COLUMN DRIVERS



NC--No internal connection


## logic symbols<sup>†</sup>



<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for N packages.

**SN65553, SN65554, SN75553, SN75554  
ELECTROLUMINESCENT COLUMN DRIVERS**

logic diagram (positive logic)



FUNCTION TABLE

FUNCTION	CONTROL INPUTS			SHIFT REGISTER R1 THRU R32	LATCHES LC1 THRU LC32	OUTPUTS	
	CLOCK	LATCH ENABLE	OUTPUT ENABLE			SERIAL	Q1 THRU Q22
LOAD	↑	X	X	Load and shift <sup>†</sup>	Determined by LATCH ENABLE <sup>‡</sup>	R32	Determined by OUTPUT ENABLE
	No↑	X	X	No change		R32	
LATCH	X	L	X	As determined above	Stored data	R32	Determined by OUTPUT ENABLE
	X	H	X	As determined above	New data	R32	
OUTPUT ENABLE	X	X	L	As determined above	Determined by LATCH ENABLE <sup>‡</sup>	R32	All L LC1 thru LC32, respectively


H = high level, L = low level, X = irrelevant, ↑ = low-to-high-level transition.

<sup>†</sup>R32 and the serial output take on the state of R31, R31 takes on the state of R30, . . . R2 takes on the state of R1, and R1 takes on the state of the data input.


<sup>‡</sup>New data enter the latches while LATCH ENABLE is high. These data are stored while LATCH ENABLE is low.

**SN65553, SN65554, SN75553, SN75554  
ELECTROLUMINESCENT COLUMN DRIVERS**

**typical operating sequence**



**schematic of inputs and outputs**



**SN65553, SN65554, SN75553, SN75554  
ELECTROLUMINESCENT COLUMN DRIVERS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, VCC1 (see Note 1)	18 V
Supply voltage, VCC2	70 V
Input voltage	VCC1 + 0.3 V
Ground current	700 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range: SN65553, SN65554	-40°C to 85°C
SN75553, SN75554	0°C to 70°C
Storage temperature range	-65°C to 150°C
Case temperature for 10 seconds: FN package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	260°C

NOTE 1: Voltage values are with respect to network ground terminal.

**DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
FN	1700 mW	13.6 mW/°C	1088 mW	884 mW
N	1250 mW	10.0 mW/°C	800 mW	650 mW

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, VCC1	10.8	12	15	V
Supply voltage, VCC2	0		60	V
High-level input voltage, V <sub>IH</sub> (see Figure 1)	VCC1 = 10.8 V	8.1	11.1	V
	VCC1 = 15 V	11.25	15.3	
Low-level input voltage, V <sub>IL</sub> (see Figure 1)	VCC1 = 10.8 V	-0.3	2.7	V
	VCC1 = 15 V	-0.3	3.75	
High-level output current, I <sub>OH</sub>	-15			mA
Low-level output current, I <sub>OL</sub>	15			mA
Output clamp current, I <sub>OK</sub>			20	mA
Clock frequency, f <sub>clock</sub>	0		6.25	MHz
Pulse duration, CLOCK high or low, t <sub>w</sub> (CLK) (see Figure 2)	80			ns
Pulse duration, LATCH ENABLE, t <sub>w</sub> (LE) (see Figure 4)	80			ns
Data setup time before CLOCK †, t <sub>su</sub> (see Figure 2)	20			ns
Data hold time after CLOCK †, t <sub>h</sub> (see Figure 2)	80			ns
Operating free-air temperature, T <sub>A</sub>	SN65553, SN65554	-40	85	°C
	SN75553, SN75554	0	70	

**electrical characteristics over recommended ranges of VCC1 and operating free-air temperature, VCC2 = 60 V (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>O</sub> = -15 mA	57		V
	SERIAL OUT	I <sub>O</sub> = -100 μA	VCC1 - 1.5		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 15 mA		8	V
	SERIAL OUT	I <sub>OL</sub> = 100 μA		1	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = VCC1		1	μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0		-1	μA
I <sub>CC1</sub>	Supply current from VCC1			5	mA
I <sub>CC2</sub>	Supply current from VCC2	SN65553, SN65554		12	mA
		SN75553, SN75554		10	




**SN65553, SN65554, SN75553, SN75554**  
**ELECTROLUMINESCENT COLUMN DRIVERS**

switching characteristics,  $V_{CC1} = 12\text{ V}$ ,  $V_{CC2} = 60\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$t_{PHL}$	Propagation delay time, high-to-low-level SERIAL OUT from CLOCK	$C_L = 20\text{ pF}$ to ground, See Figure 3		140	ns
$t_{PLH}$	Propagation delay time, low-to-high-level SERIAL OUT from CLOCK			140	ns
$t_{DHL}$	Delay time, high-to-low-level Q output from LATCH ENABLE	$C_L = 20\text{ pF}$ to ground, See Figure 4		500	ns
$t_{DLH}$	Delay time, low-to-high-level Q output from LATCH ENABLE	$C_L = 20\text{ pF}$ to ground, See Figure 4		1	$\mu\text{s}$

**RECOMMENDED OPERATION CONDITIONS**



**FIGURE 1**

PARAMETER MEASUREMENT INFORMATION




FIGURE 2. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 3. VOLTAGE WAVEFORMS FOR PROPAGATION DELAY  
CLOCK TO SERIAL OUTPUT




FIGURE 4. VOLTAGE WAVEFORMS FOR DELAY TIMES,  
LATCH ENABLE TO Q OUTPUTS