

# P54/74FCT521T/AT/BT/CT ULTRA-HIGH SPEED CMOS 8-BIT IDENTITY COMPARATORS

## ★ FEATURES

- Function, Pinout and Drive Compatible with the FCT and F Logic
- FCT-C speed at 4.5ns max. (Com'I)  
FCT-B speed at 5.5ns max. (Com'I)
- Reduced  $V_{OH}$  (typically = 3.3V) versions of Equivalent FCT functions
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD protection exceeds 2000V
- Power-off disable feature
- Matched Rise and Fall times
- Fully Compatible with TTL Input and Output Logic Levels
- 64 mA Sink Current (Com'I), 32 mA (Mil)  
15 mA Source Current (Com'I), 12 mA (Mil)
- Manufactured in 0.7 micron PACE Technology™

## ★ DESCRIPTION

The 'FCT521T are ultra-fast expandable eight- (8) bit comparators. Each device compares two words of upto 8 bits each. The output goes to a low level when the two words being compared match bitwise. The word width maybe expanded by cascading (i. e., connecting the output of the comparator to the expansion input  $I_{A-B}$  of another 'FCT521T device) or by logically ORing the outputs of several 'FCT521T devices. If not used for expansion,  $I_{A-B}$  must be set at CMOS low voltage. The CMOS comparator typically dissipates one-third the power of its slower bipolar equivalents. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without requiring additional components.


The 'FCT521Ts are members of the PACE LOGIC™

Family which includes byte-wide bus interface and memory related components. PACE LOGIC is manufactured using PACE Technology™ which is Performance Advanced CMOS Engineered to use 0.7 micron effective channel lengths giving 400 picoseconds loaded\* internal gate delays. PACE Technology includes two-level metal and epitaxial substrates. In addition to very high performance and very high density, the technology features latch-up protection and single-event-upset protection, and is supported by a Class 1 environment facility for volume production.


\*For a fan-in/fan-out of 4, at 85°C junction temperature and 5.0V supply. For a fan-in/fan-out of 1, the internal gate delay is 200 picoseconds at room temperature and 5.0V supply.

7

## ★ FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



## ABSOLUTE MAXIMUM RATINGS<sup>1,2</sup>

Symbol	Parameter	Value	Unit
$T_{STG}$	Storage Temperature	-65 to +150	°C
$T_A$	Ambient Temperature Under Bias	-65 to +135	°C
$V_{CC}$	$V_{CC}$ Potential to Ground	-0.5 to +7.0	V
$P_T$	Power Dissipation	0.5	W

1708 Tbl 01

Symbol	Parameter	Value	Unit
$I_{OUTPUT}$	Current Applied to Output	120	mA
$V_{IN}$	Input Voltage	-0.5 to +7.0	V
$V_{OUT}$	Voltage Applied to Output	-0.5 to +7.0	V

1708 Tbl 02

### Notes:

1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.
2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either  $V_{CC}$  or ground.

## RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

1708 Tbl 03

Supply Voltage ( $V_{CC}$ )	Min	Max
Military	+4.5V	+5.5V
Commercial	+4.75V	+5.25V

1708 Tbl 04

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol	Parameter	Min	Typ <sup>1</sup>	Max	Units	$V_{CC}$	Conditions	
$V_{IH}$	Input HIGH Voltage	2.0			V			
$V_{IL}$	Input LOW Voltage			0.8	V			
$V_H$	Hysteresis		0.2		V		All inputs	
$V_{IK}$	Input Clamp Diode Voltage		-0.7	-1.2	V	MIN	$I_{IN} = -18mA$	
$V_{OH}$	Output HIGH Voltage	Military	2.4	3.3		V	MIN	$I_{OH} = -12mA$
		Commercial	2.4	3.3		V	MIN	$I_{OH} = -15mA$
$V_{OL}$	Output LOW Voltage	Military		0.3	0.5	V	MIN	$I_{OL} = 32mA$
		Commercial		0.3	0.5	V	MIN	$I_{OL} = 48mA$
		Commercial		0.3	0.5	V	MIN	$I_{OL} = 64mA$
$I_I$	Input HIGH Current			20	μA	MAX	$V_{IN} = V_{CC}$	
$I_{IH}$	Input HIGH Current			5	μA	MAX	$V_{IN} = 2.7V$	
$I_{IL}$	Input LOW Current			-5	μA	MAX	$V_{IN} = 0.5V$	
$I_{OS}$	Output Short Circuit Current <sup>2</sup>	-60	-120	-225	mA	MAX	$V_{OUT} = 0.0V$	
$I_{OFF}$	Power-off Disable			100	μA	0V	$V_{OUT} = 4.5V$	
$C_{IN}$	Input Capacitance <sup>3</sup>		6	10	pF	MAX	All inputs	
$C_{OUT}$	Output Capacitance <sup>3</sup>		8	12	pF	MAX	All outputs	
$I_{CC}$	Quiescent Power Supply Current		0.2	1.5	mA	MAX	$V_{IN} < 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$	

1708 Tbl 05

### Notes:

1. Typical limits are at  $V_{CC} = 5.0V$ ,  $T_A = +25^\circ C$  ambient.
2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{IK}$  tests should be performed last.
3. This parameter is guaranteed but not tested.

**DC CHARACTERISTICS** (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ <sup>1</sup>	Max	Units	Conditions
$\Delta I_{CC}$	Quiescent Power Supply Current (TTL inputs)	0.5	2.0	mA	$V_{CC} = \text{MAX}$ , $V_{IN} = 3.4V^2$ , $f_1 = 0$ , Outputs Open
$I_{CCD}$	Dynamic Power Supply Current <sup>3</sup>	0.15	0.25	mA/ mHz	$V_{CC} = \text{MAX}$ , One Input Toggling, 50% Duty Cycle, Outputs Open, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
$I_C$	Total Power Supply Current <sup>5</sup>	1.7	4.0	mA	$V_{CC} = \text{MAX}$ , 50% Duty Cycle, Outputs Open, $f_1 = 10\text{MHz}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		2.0	5.0	mA	$V_{CC} = \text{MAX}$ , 50% Duty Cycle, Outputs Open, $f_1 = 10\text{MHz}$ , $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$

1708 Tbl 06

**Notes:**

- Typical values are at  $V_{CC} = 5.0V$ , +25°C ambient.
- Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_0/2 + f_1 N_I)$   
 $I_{CC}$  = Quiescent Current with CMOS input levels  
 $\Delta I_{CC}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )

- $D_H$  = Duty Cycle for TTL Inputs High
- $N_T$  = Number of TTL Inputs at  $D_H$
- $I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
- $f_0$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)
- $f_1$  = Input Frequency
- $N_I$  = Number of Inputs at  $f_1$
- All currents are in milliamps and all frequencies are in megahertz.



**TRUTH TABLE**

Inputs		Output
$\bar{I}_{A=B}$	A, B	$\bar{O}_{A=B}$
L	A = B*	L
L	A ≠ B	H
H	A = B*	H
H	A ≠ B	H

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 \*A<sub>0</sub> = B<sub>0</sub>, A<sub>1</sub> = B<sub>1</sub>, A<sub>2</sub> = B<sub>2</sub>, etc.

1708 Tbl 07



**AC CHARACTERISTICS ('FCT521T — 'FCT521AT)**

Symbol	Parameter	'FCT521T				'FCT521AT				Units	Fig. No.
		MIL		COM'L		MIL		COM'L			
		Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A <sub>N</sub> or B <sub>N</sub> to $\overline{O}_{A=B}$	1.5	15.0	1.5	11.0	1.5	9.5	1.5	7.2	ns	1, 2, 3
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{I}_{A=B}$ to $\overline{O}_{A=B}$	1.5	9.0	1.5	10.0	1.5	7.8	1.5	6.0	ns	1, 3

1708 Tbl 08

**AC CHARACTERISTICS ('FCT521BT — 'FCT521CT)**


Symbol	Parameter	'FCT521BT				'FCT521CT				Units	Fig. No.
		MIL		COM'L		MIL		COM'L			
		Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A <sub>N</sub> or B <sub>N</sub> to $\overline{O}_{A=B}$	1.5	7.3	1.5	5.5	1.5	5.1	1.5	4.5	ns	1, 2, 3
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{I}_{A=B}$ to $\overline{O}_{A=B}$	1.5	6.0	1.5	4.6	1.5	4.5	1.5	4.1	ns	1, 3

1708 Tbl 09

**Note:**

1. AC Characteristics guaranteed with C<sub>L</sub> = 50pF. Minimum limits are guaranteed but not tested on Propagation Delays.

**ORDERING INFORMATION**



1708 03