

MAX14840E/MAX14841E 40Mbps, +3.3V, RS-485 Half-Duplex Transceivers

General Description

The MAX14840E/MAX14841E are +3.3V ESD-protected transceivers intended for half-duplex RS-485 communication up to 40Mbps. These transceivers are optimized for high speeds over extended cable runs while maximizing tolerance to noise.

The MAX14840E features symmetrical fail-safe and larger receiver hysteresis, providing improved noise rejection and improved recovered signals in high-speed and long cable applications. The MAX14841E has true fail-safe receiver inputs guaranteeing a logic-high receiver output when inputs are shorted or open.

The MAX14840E/MAX14841E are available in 8-pin SO and small, 8-pin (3mm x 3mm) TDFN-EP packages. Both devices operate over the -40°C to +125°C temperature range.

Applications


- Motion Controllers
- Fieldbus Networks
- Industrial Control Systems
- Backplane Buses
- HVAC Networks

Ordering Information/Selector Guide appears at end of data sheet.

Benefits and Features

- High ESD Protection Provides Increases Equipment Uptime
 - ±35kV Human Body Model (HBM) per JEDEC JS-001-2012
 - ±20kV Air Gap Discharge per IEC 61000-4-2
 - ±12kV Contact Discharge per IEC 61000-4-2
- Integrated Features Increases Robustness
 - Large 170mV Receiver Hysteresis (MAX14840) for High Receiver Noise Tolerance
 - True Fail Safe Receiver Input (MAX14841E) Keeps Receiver Output Logic-High Upon Shorts and Open On Receiver Input
 - Thermal Self-Protection Shutdown at 160°C Junction Temperature
 - High Industrial -40°C to +125°C Ambient Operating Temperature Range/-40°C to +150°C Junction Temperature Range
 - Hot Swap Capability Eliminates False Transition During Power-Up or Hot Insertion
- Low Current Reduces Power Requirements
 - 10µA (max) Shutdown Current
 - 1.5mA (typ) Supply Current
 - 3.3V Supply Voltage
- Available in Industry Standard 8-Pin SO or Space-Saving 8-Pin TDFN-EP (3mm x 3mm) Packages

Functional Diagram



Absolute Maximum Ratings

(Voltages referenced to GND.)

V _{CC}	-0.3V to +6.0V
RE, RO	-0.3V to +(V _{CC} + 0.3V)
DE, DI	-0.3V to +6.0V
A, B	-8.0V to +13.0V
Short-Circuit Duration (RO, A, B) to GND	Continuous
Continuous Power Dissipation (T _A = +70°C)	
8-Pin SO (derate 7.6mW/°C above +70°C)	606mW
8-Pin TDFN (derate 24.4mW/°C above +70°C)	1951mW
Junction-to-Case Thermal Resistance (θ _{JC}) (Note 1)	
8-Pin SO	38°C/W
8-Pin TDFN	8°C/W

Junction-to-Ambient Thermal Resistance (θ_{JA}) (Note 1)

8-Pin SO	132°C/W
8-Pin TDFN	41°C/W
Operating Temperature Range (Note 2)	-40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Note 2: Operation is specified with junction temperatures up to +150°C.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics

(V_{CC} = +3.0V to +3.6V, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V and T_A = +25°C.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
Supply Voltage	V _{CC}		3.0		3.6	V
Supply Current	I _{CC}	DE = RE = V _{CC} , or DE = RE = GND, or DE = V _{CC} , RE = GND, DI = V _{CC} or GND, no load		1.5	4	mA
Shutdown Supply Current	I _{SH}	DE = GND and RE = V _{CC}			10	µA
DRIVER						
Differential Driver Output	V _{OD}	R _L = 54Ω, Figure 1	1.5			V
Change in Magnitude of Differential Output Voltage	ΔV _{OD}	R _L = 54Ω, Figure 1 (Note 5)	-0.2	0	+0.2	V
Driver Common-Mode Output Voltage	V _{OC}	R _L = 54Ω, Figure 1		V _{CC} /2	3	V
Change in Common-Mode Voltage	ΔV _{OC}	R _L = 54Ω, Figure 1 (Note 5)	-0.2		0.2	V
Single-Ended Driver Output High	V _{OH}	A/B output, I _{OUT} = -20mA	2.2			V
Single-Ended Driver Output Low	V _{OL}	A/B output, I _{OUT} = 20mA			0.8	V
Driver Short-Circuit Output Current	I _{OSD}	0V ≤ V _{OUT} ≤ +12V, output low -7V ≤ V _{OUT} ≤ V _{CC} , output high	250		250	mA
RECEIVER						
Input Current (A and B)	I _{A,B}	DE = GND, V _{CC} = GND or +3.6V	V _{IN} = +12V V _{IN} = -7V		1000	µA
Differential Input Capacitance	C _{A,B}	Between A and B, DE = GND, f = 2MHz		12		pF

DC Electrical Characteristics (continued)

($V_{CC} = +3.0V$ to $+3.6V$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C$.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Receiver Differential Threshold Voltage (MAX14840E Only)	V_{THF}	$-7V \leq V_{CM} \leq 12V$, V_{OD} falling	-200		-10	mV
	V_{THR}	$-7V \leq V_{CM} \leq 12V$, V_{OD} rising	10		200	mV
Receiver Input Hysteresis (MAX14840E Only)		$V_{CM} = 0V$	20	170		mV
Receiver Differential Threshold Voltage (MAX14841E Only)	V_{TH}	$-7V \leq V_{CM} \leq 12V$	-200	-105	-10	mV
Receiver Input Hysteresis (MAX14841E Only)	ΔV_{TH}	$V_{CM} = 0V$		10		mV
LOGIC INTERFACE						
Input High Voltage	V_{IH}	DE, DI	2.0		5.5	V
		\overline{RE}	2.0			
Input Low Voltage	V_{IL}	DE, DI, \overline{RE}			0.8	V
Input Hysteresis	V_{HYS}	DE, DI, \overline{RE}		50		mV
Input Current	I_{IN}	DE, DI, \overline{RE}	-1		+1	μA
Input Impedance on First Transition		DE, \overline{RE}	1		10	$k\Omega$
Output High Voltage	V_{OH}	$\overline{RE} = GND$, $I_O = -1mA$, $V_A - V_B > 200mV$	$V_{CC} - 1.5$			V
Output Low Voltage	V_{OL}	$\overline{RE} = GND$, $I_O = 1mA$, $V_A - V_B < -200mV$			0.4	V
Three-State Output Current at Receiver	I_{OZR}	$\overline{RE} = V_{CC}$, $0V \leq V_O \leq V_{CC}$	-1		+1	μA
Receiver Output Short-Circuit Current	I_{OSR}	$0V \leq V_{RO} \leq V_{CC}$	-95		+95	mA
PROTECTION						
Thermal-Shutdown Threshold	T_{TS}			160		$^{\circ}C$
Thermal-Shutdown Hysteresis	T_{TSH}			15		$^{\circ}C$
ESD Protection: A, B to GND		IEC 61000-4-2 Air Gap Discharge		± 20		kV
		IEC 61000-4-2 Contact Discharge		± 12		
		HBM		± 35		
ESD Protection: All Other Pins		HBM		± 2		kV

Switching Characteristics

($V_{CC} = +3.0V$ to $+3.6V$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C$.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DRIVER						
Propagation Delay	t_{DPLH}	$R_L = 54\Omega$, $C_L = 50pF$, Figures 2 and 3 (Note 6)	5	12	20	ns
	t_{DPHL}		5	12	20	
Differential Driver Output Skew $ t_{DPLH} - t_{DPHL} $	t_{DSKEW}	$R_L = 54\Omega$, $C_L = 50pF$, Figures 2 and 3 (Notes 6, 9)			2	ns

Switching Characteristics (continued)

(V_{CC} = +3.0V to +3.6V, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V and T_A = +25°C.) (Notes 3, 4)

Driver Differential Output Rise or Fall Time	t _{HL} , t _{LH}	R _L = 54Ω, C _L = 50pF, Figures 2 and 3 (Notes 6, 9)	7.5	ns		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Maximum Data Rate	DR _{MAX}		40			Mbps
Driver Enable to Output High	t _{DZH}	R _L = 110Ω, C _L = 50pF, Figures 4 and 5 (Notes 6, 7)		30		ns
Driver Enable to Output Low	t _{DZL}	R _L = 110Ω, C _L = 50pF, Figures 4 and 5 (Notes 6, 7)		30		ns
Driver Disable Time from Low	t _{DLZ}	R _L = 110Ω, C _L = 50pF, Figures 4 and 5 (Notes 6, 7)		30		ns
Driver Disable Time from High	t _{DHZ}	R _L = 110Ω, C _L = 50pF, Figures 4 and 5 (Notes 5, 6)		30		ns
Driver Enable from Shutdown to Output Low	t _{DZL(SHDN)}	R _L = 110Ω, C _L = 50pF, Figures 4 and 5 (Notes 6, 7)		4		μs
Driver Enable from Shutdown to Output High	t _{DZH(SHDN)}	R _L = 110Ω, C _L = 50pF, Figures 4 and 5 (Notes 6, 7)		4		μs
Time to Shutdown	t _{SHDN}	(Note 8)	50		800	ns
RECEIVER						
Propagation Delay	t _{RPLH}	C _L = 15pF, Figures 6 and 7 (Note 6)		25		ns
	t _{RPHL}			25		
Receiver Output Skew	t _{RSKEW}	C _L = 15pF, Figures 6 and 7 (Notes 6, 9)		2		ns
Maximum Data Rate	DR _{MAX}		40			Mbps
Receiver Enable to Output High	t _{RZH}	R _L = 1kΩ, C _L = 15pF, Figure 8 (Notes 6, 7)		20		ns
Receiver Enable to Output Low	t _{RZL}	R _L = 1kΩ, C _L = 15pF, Figure 8 (Notes 6, 7)		20		ns
Receiver Disable Time from Low	t _{RLZ}	R _L = 1kΩ, C _L = 15pF, Figure 8 (Notes 6, 7)		20		ns
Receiver Disable Time from High	t _{RHZ}	R _L = 1kΩ, C _L = 15pF, Figure 8 (Notes 6, 7)		20		ns
Receiver Enable from Shutdown to Output Low	t _{RZL(SHDN)}	R _L = 1kΩ, C _L = 15pF, Figure 8 (Notes 6, 7)		4		μs
Receiver Enable from Shutdown to Output High	t _{RZH(SHDN)}	R _L = 1kΩ, C _L = 15pF, Figure 8 (Notes 6, 7)		4		μs
Time to Shutdown	t _{SHDN}	(Note 8)	50		800	ns

Note 3: All devices are 100% production tested at T_A = +25°C. Specifications for all temperature limits are guaranteed by design.

Note 4: All currents into the device are positive; all currents out of the device are negative. All voltages are referenced to device ground, unless otherwise noted.

Note 5: ΔV_{OD} and ΔV_{OC} are the changes in V_{OD} and V_{OC}, respectively, when the DI input changes state.

Note 6: Capacitive load includes test probe and fixture capacitance.

Note 7: The timing parameter refers to the driver or receiver enable delay when the device has exited the initial hot-swap protect state and is in normal operating mode.

Note 8: Shutdown is enabled by driving \overline{RE} high and DE low. The device is guaranteed to have entered shutdown after t_{SHDN} has elapsed.

Note 9: Parameter is guaranteed by characterization and not production tested.

Test and Timing Diagrams




Figure 1. Driver DC Test Load




Figure 2. Driver Timing Test Circuit




Figure 3. Driver Propagation Delays




Figure 4. Driver Enable and Disable Times (t_{DZH} , t_{DHZ})

Test and Timing Diagrams (continued)




Figure 5. Driver Enable and Disable Times (t_{DLZ} , t_{DZL})




Figure 6. Receiver Propagation Delay Test Circuit




Figure 7. Receiver Propagation Delays

Test and Timing Diagrams (continued)













Figure 8. Receiver Enable and Disable Times








Typical Operating Characteristics

(V_{CC} = +3.3V, T_A = +25°C, unless otherwise noted.)




Typical Operating Characteristics (continued)

(VCC = +3.3V, TA = +25°C, unless otherwise noted.)



Pin Configurations



Pin Descriptions

PIN	NAME	FUNCTION
1	RO	Receiver Output. See the <i>Function Table</i> .
2	RE	Active-Low Receiver-Output Enable. Drive RE low to enable RO. RO is high impedance when RE is high. Drive RE high and DE low to enter low-power shutdown mode. RE is a hot-swap input (see the <i>Hot-Swap Capability</i> section for details).
3	DE	Driver-Output Enable. Drive DE high to enable driver outputs. These outputs are high impedance when DE is low. Drive RE high and DE low to enter low-power shutdown mode. DE is a hot-swap input (see the <i>Hot-Swap Capability</i> section for details).
4	DI	Driver Input. With DE high, a low on DI forces the A output low and the B output high. Similarly, a high on DI forces the A output high and the B output low.
5	GND	Ground
6	A	Noninverting Receiver Input and Noninverting Driver Output
7	B	Inverting Receiver Input and Inverting Driver Output
8	VCC	Positive Supply Voltage Input. Bypass VCC with a 0.1µF ceramic capacitor to GND.
—	EP	Exposed Pad (TDFN Only). Connect EP to GND.

Function Table

TRANSMITTING				
INPUTS			OUTPUTS	
\overline{RE}	DE	DI	B	A
X	1	1	0	1
X	1	0	1	0
0	0	X	High Impedance	High Impedance
1	0	X	Shutdown (see note)	
RECEIVING (MAX14840E)				
INPUTS			OUTPUTS	
\overline{RE}	DE	A-B	RO	
0	X	$\geq 200\text{mV}$	1	
0	X	$\leq -200\text{mV}$	0	
0	X	Open/Shorted	Previous State	
1	1	X	High Impedance	
1	0	X	Shutdown (see note)	
RECEIVING (MAX14841E)				
INPUTS			OUTPUTS	
\overline{RE}	DE	A-B	RO	
0	X	$\geq -10\text{mV}$	1	
0	X	$\leq -200\text{mV}$	0	
0	X	Open/Shorted	1	
1	1	X	High Impedance	
1	0	X	Shutdown (see note)	

X = Don't care.

Note: Shutdown mode, driver, and receiver outputs are in high impedance.

Detailed Description

The MAX14840E/MAX14841E are +3.3V ESD-protected RS-485 transceivers intended for high-speed, half-duplex communications. A hot-swap capability eliminates false transitions on the bus during power-up or hot insertion.

The MAX14840E features symmetrical fail-safe and larger receiver hysteresis, providing improved noise rejection and improved recovered signals in high-speed and long cable applications. The MAX14841E has true fail-safe receiver inputs guaranteeing a logic-high receiver output when inputs are shorted or open. All devices have a 1-unit load receiver input impedance, allowing up to 32 transceivers on the bus.

The MAX14840E/MAX14841E transceivers draw 1.5mA (typ) supply current when unloaded or when fully loaded with the drivers disabled.

Symmetrical Fail Safe (MAX14840E)

At high data rates and with long cable lengths, the signal at the end of the cable is attenuated and distorted due to the lowpass characteristic of the transmission line. Under these conditions, fail-safe RS-485 receivers, which have offset threshold voltages, produce recovered signals with uneven mark-space ratios. The MAX14840E has symmetrical receiver thresholds, as shown in Figure 9. This produces near even mark-space ratios at the receiver's output (RO). The MAX14840E also has higher receiver hysteresis than the MAX14841E and most other RS-485 transceivers. This results in higher receiver noise tolerance.

Symmetrical fail safe means that the receiver's output (RO) remains at the same logic state that it was before the differential input voltage V_{OD} went to 0V. Under normal conditions, where UART signaling is used, this means that the state on the line prior to all drivers being disabled is a logic-high (i.e., a UART STOP bit).

True Fail Safe (MAX14841E)

The MAX14841E guarantees a logic-high receiver output when the receiver inputs are shorted or open or when they are connected to a terminated transmission line with all drivers disabled. This is the case if the receiver input threshold is between -10mV and -200mV. RO is logic-high if the differential receiver input voltage V_{OD} is greater than or equal to -10mV.

Hot-Swap Capability

Hot-Swap Inputs

When circuit boards are inserted into a hot or powered backplane, disturbances to the enable inputs and differential receiver inputs can lead to data errors. Upon initial circuit board insertion, the processor undergoes its power-up sequence. During this period, the processor output drivers are high impedance and are unable to drive the DE and \overline{RE} inputs of the MAX14840E/MAX14841E to a defined logic level. Leakage currents up to 10 μ A from the high-impedance output of a controller could cause DE and \overline{RE} to drift to an incorrect logic state. Additionally, parasitic circuit board capacitance could cause coupling of V_{CC} or GND to DE and \overline{RE} . These factors could improperly enable the driver or receiver. However, the MAX14840E/MAX14841E have hot-swap inputs that avoid these potential problems.

When V_{CC} rises, an internal pulldown circuit holds DE low and \overline{RE} high. After the initial power-up sequence, the pulldown circuit becomes transparent, resetting the hot-swap-tolerable inputs.

How-Swap Input Circuitry

The MAX14840E/MAX14841E DE and \overline{RE} enable inputs feature hot-swap capability. At the input, there are two nMOS devices, M1 and M2 (Figure 10). When V_{CC} ramps




Figure 9. Symmetrical Hysteresis

from 0V, an internal 15 μ s timer turns on M2 and sets the SR latch that also turns on M1. Transistors M2 (a 1mA current sink) and M1 (a 100 μ A current sink) pull DE to GND through a 5.6k Ω resistor. M2 is designed to pull DE to the disabled state against an external parasitic capacitance up to 100pF that can drive DE high. After 15 μ s, the timer deactivates M2 while M1 remains on, holding DE low against three-state leakages that can drive DE high. M1 remains on until an external source overcomes the required input current. At this time, the SR latch resets and M1 turns off. When M1 turns off, DE reverts to a standard, high-impedance CMOS input. Whenever V_{CC} drops below 1V, the hot-swap input is reset.

For \overline{RE} , there is a complementary circuit employing two pMOS devices pulling \overline{RE} to V_{CC}.

± 35 kV ESD Protection

ESD protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The driver outputs and

receiver inputs of the MAX14840E family of devices have extra protection against static electricity. The ESD structures withstand high ESD in all states: normal operation, shutdown, and powered down. After an ESD event, the MAX14840E/MAX14841E keep working without latchup or damage.

ESD protection can be tested in various ways. The transmitter outputs and receiver inputs of the MAX14840E/MAX14841E are characterized for protection to the following limits:

- ± 35 kV HBM
- ± 20 kV using the Air Gap Discharge method specified in IEC 61000-4-2
- ± 12 kV using the Contact Discharge method specified in IEC 61000-4-2




Figure 10. Simplified Structure of the Driver Enable Pin (DE)

ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

Human Body Model

Figure 11 shows the HBM, and Figure 12 shows the current waveform it generates when discharged into a low-impedance state. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a 1.5kΩ resistor.

IEC 61000-4-2

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. However, it does not specifically refer to integrated circuits. The MAX14840E/MAX14841E family of devices helps you design equipment to meet IEC 61000-4-2, without the need for additional ESD protection components.

The major difference between tests done using the HBM and IEC 61000-4-2 is higher peak current in IEC 61000-4-2 because series resistance is lower in the IEC 61000-4-2 model. Hence, the ESD withstand voltage measured to IEC 61000-4-2 is generally lower than that measured using the HBM.

Figure 13 shows the IEC 61000-4-2 model, and Figure 14 shows the current waveform for IEC 61000-4-2 ESD Contact Discharge test.

Applications Information

High-Speed Operation

The MAX14840E and MAX14841E are high-performance RS-485 transceivers supporting data rates up to 40Mbps.

Driver Output Protection

Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus contention. Current limit on the output stage provides immediate




Figure 11. Human Body ESD Test Model




Figure 13. IEC 61000-4-2 ESD Test Model




Figure 12. Human Body current Waveform




Figure 14. IEC 61000-4-2 ESD Generator Current Waveform




Figure 15. Typical Half-Duplex RS-485 Network

protection against short circuits over the whole common-mode voltage range (see the *Typical Operating Characteristics* section). Additionally, a thermal shutdown circuit forces the driver outputs into a high-impedance state if the die temperature exceeds +160°C (typ).

Low-Power Shutdown Mode

Low-power shutdown mode is initiated by bringing \overline{RE} high and DE low. In shutdown, the devices draw less than 10µA of supply current.

\overline{RE} and DE can be driven simultaneously; the parts are guaranteed not to enter shutdown if \overline{RE} is high and DE is low for less than 50ns. If the inputs are in this state for at least 800ns, the parts are guaranteed to enter shutdown.

Typical Applications

The MAX14840E/MAX14841E transceivers are designed for bidirectional data communications on multipoint bus transmission lines. Figure 15 shows a typical network application circuit. To minimize reflections, terminate the line at both ends with its characteristic impedance and keep stub lengths off the main line as short as possible.

Ordering Information/Selector Guide

PART	FAIL SAFE	TEMP RANGE	PIN-PACKAGE
MAX14840EASA+	Symmetrical	-40°C to +125°C	8 SO
MAX14840EATA+	Symmetrical	-40°C to +125°C	8 TDFN-EP*
MAX14841EASA+	True	-40°C to +125°C	8 SO
MAX14841EATA+	True	-40°C to +125°C	8 TDFN-EP*

+ Denotes a lead(Pb)-free/RoHS-compliant package.

*EP = Exposed pad.

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns, go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
8 SO	S8+4	21-0041
8 TDFN-EP	T833+2	21-0137

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	2/10	Initial release	—
1	7/15	Updated <i>Benefits and Features</i> section and added note for operating junction temperature up to +150°C	1–3, 5
2	7/15	Updated junction temperature range	1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.