

74VHC273

Octal D Flip-Flop

General Description

The VHC273 is an advanced high speed CMOS Octal D-type flip-flop fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The register has a common buffered Clock (CP) which is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The Master Reset (\overline{MR}) input will clear all flip-flops simultaneously. All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the \overline{MR} input.

An input protection circuit insures that 0V to 7V can be applied to the inputs pins without regard to the supply voltage.

This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Features



- Low power dissipation:
 $I_{CC} = 4 \mu A$ (max) at $T_A = 25^\circ C$
- High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (min)
- All inputs are equipped with a power down protection function
- Balanced propagation delays: $t_{PLH} \approx t_{PHL}$
- Low noise: $VOLP = 0.9V$ (max)
- Pin and function compatible with 74HC273

Ordering Code: See Section 6

Commercial	Package Number	Package Description
74VHC273M	M20B	20-Lead Molded JEDEC SOIC
74VHC273SJ	M20D	20-Lead Molded EIAJ SOIC
74VHC273MTC	MTC20	20-Lead Molded JEDEC Type 1 TSSOP
74VHC273N	N20A	20-Lead Molded DIP


Note: Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram

Pin Assignment for DIP, TSSOP and SOIC




Pin Names	Description
D_0 - D_7	Data Inputs
\overline{MR}	Master Reset
CP	Clock Pulse Input
Q_0 - Q_7	Data Outputs

Mode Select-Function Table

Operating Mode	Inputs			Outputs
	MR	CP	D _n	Q _n
Reset (Clear)	L	X	X	L
Load '1'	H	↗	H	H
Load '0'	H	↗	L	L

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 ↗ = LOW-to-HIGH Transition

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

Supply Voltage (V_{CC})	-0.5V to +7.0V
DC Input Voltage (V_{IN})	-0.5V to +7.0V
DC Output Voltage (V_{OUT})	-0.5V to $V_{CC} + 0.5V$
Input Diode Current (I_{IK})	-20 mA
Output Diode Current (I_{OK})	± 20 mA
DC Output Current (I_{OUT})	± 25 mA
DC V_{CC}/GND Current (I_{CC})	± 75 mA
Storage Temperature (T_{STG})	-65°C to +150°C
Lead Temperature (T_L) (Soldering, 10 seconds)	260°C

Note 1: *Absolute Maximum Ratings* are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation outside databook specifications.

Recommended Operating Conditions

Supply Voltage (V_{CC})	2.0V to +5.5V
Input Voltage (V_{IN})	0V to +5.5V
Output Voltage (V_{OUT})	0V to V_{CC}
Operating Temperature (T_{OPR})	-40°C to +85°C
Input Rise and Fall Time (t_r, t_f)	
$V_{CC} = 3.3V \pm 0.3V$	0 ~ 100 ns/V
$V_{CC} = 5.0V \pm 0.5V$	0 ~ 20 ns/V

DC Characteristics for 'VHC Family Devices

Symbol	Parameter	V_{CC} (V)	74VHC				Units	Conditions	
			$T_A = 25^\circ\text{C}$			$T_A = -40^\circ\text{C}$ to +85°C			
			Min	Typ	Max	Min			Max
V_{IH}	High Level Input Voltage	2.0 3.0-5.5	1.50			1.50	V		
			0.7 V_{CC}			0.7 V_{CC}			
V_{IL}	Low Level Input Voltage	2.0 3.0-5.5		0.50		0.50	V		
				0.3 V_{CC}		0.3 V_{CC}			
V_{OH}	High Level Output Voltage	2.0	1.9	2.0		1.9	V	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -50 \mu\text{A}$
		3.0	2.9	3.0		2.9			
		4.5	4.4	4.5		4.4			
		3.0	2.58			2.48	V		$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80			$I_{OH} = -8 \text{ mA}$
V_{OL}	Low Level Output Voltage	2.0		0.0	0.1		V	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 50 \mu\text{A}$
		3.0		0.0	0.1				
		4.5		0.0	0.1				
		3.0			0.36		V		$I_{OL} = 4 \text{ mA}$
		4.5			0.36				$I_{OL} = 8 \text{ mA}$
I_{IN}	Input Leakage Current	0-5.5			± 0.1	± 1.0	μA	$V_{IN} = 5.5V$ or GND	
I_{CC}	Quiescent Supply Current	5.5			4.0	40.0	μA	$V_{IN} = V_{CC}$ or GND	

DC Characteristics for 'VHC Family Devices: See Section 2 for Waveforms

Symbol	Parameter	V _{CC} (V)	74VHC T _A = 25°C		Units	Conditions	Fig. No.
			Typ	Limits			
V _{OLP} *	Quiet Output Maximum Dynamic V _{OL}	5.0	0.6	0.9	V	C _L = 50 pF	2-11, 12
V _{OLV} *	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.6	-0.9	V	C _L = 50 pF	2-11, 12
V _{IHD} *	Minimum High Level Dynamic Input Voltage	5.0		3.5	V	C _L = 50 pF	2-11, 12
V _{ILD} *	Maximum Low Level Dynamic Input Voltage	5.0		1.5	V	C _L = 50 pF	2-11, 12

*Parameter guaranteed by design.

AC Electrical Characteristics for 'VHC: See Section 2 for Waveforms

Symbol	Parameter	V _{CC} (V)	74VHC				Units	Conditions	Fig. No.	
			T _A = 25°C			T _A = -40°C to +85°C				
			Min	Typ	Max	Min				Max
f _{MAX}	Maximum Clock Frequency	3.3 ± 0.3	75	120		65	MHz	C _L = 15 pF		
			50	75		45		C _L = 50 pF		
		5.0 ± 0.5	120	165		100	MHz	C _L = 15 pF		
			80	110		70		C _L = 50 pF		
t _{PLH} , t _{PHL}	Propagation Delay Time (CK-Q)	3.3 ± 0.3	8.7	13.6		1.0	ns	C _L = 15 pF	2-5, 6	
			11.2	17.1		1.0		C _L = 50 pF		
		5.0 ± 0.5	5.8	9.0		1.0	ns	C _L = 15 pF	2-5, 6	
			7.3	11.0		1.0		C _L = 50 pF		
t _{PHL}	Propagation Delay Time (MR-Q)	3.3 ± 0.3	8.9	13.6		1.0	ns	C _L = 15 pF	2-5, 6	
			11.4	17.1		1.0		C _L = 50 pF		
		5.0 ± 0.5	5.2	8.5		1.0	ns	C _L = 15 pF	2-5, 6	
			6.7	10.5		1.0		C _L = 50 pF		
t _{OSLH} , t _{OSHL}	Output to Output Skew	3.3 ± 0.3		1.5		1.5	ns	(Note 1) C _L = 50 pF		
		5.0 ± 0.5		1.0		1.0				
C _{IN}	Input Capacitance		4	10		10	pF	V _{CC} = Open		
C _{PD}	Power Dissipation Capacitance		31				pF	(Note 2)		

Note 1: Parameter guaranteed by design t_{OSLH} = t_{PLHmax} - t_{PLHmin}; t_{OSHL} = t_{PHLmax} - t_{PHLmin}.

Note 2: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I_{CC (opr.)} = C_{PD} * V_{CC} * f_{IN} + I_{CC/8} (per F/F). The total C_{PD} when n pieces of the Flip Flop operates can be calculated by the equation: C_{PD (total)} = 22 + 9n.

AC Operating Requirements for 'VHC: See Section 2 for Waveforms

Symbol	Parameter	*V _{CC} (V)	74VHC		Units	Conditions	Fig. No.	
			T _A = 25°C					T _A = -40°C to +85°C
			Typ	Guaranteed Minimum				
t _{W(L)} t _{W(H)}	Minimum Pulse Width (CK)	3.3	5.5	6.5	ns		2-6	
		5.0	5.0	5.0				
t _{W(L)}	Minimum Pulse Width (MR)	3.3	5.0	6.0	ns		2-6	
		5.0	5.0	5.0				
t _S	Minimum Setup Time	3.3	5.5	6.5	ns		2-9	
		5.0	4.5	4.5				
t _H	Minimum Hold Time	3.3	1.0	1.0	ns		2-9	
		5.0	1.0	1.0				
t _{rem}	Minimum Removal Time (MR)	3.3	2.5	2.5	ns		2-6, 9	
		5.0	2.0	2.0				

*V_{CC} is 3.3 ± 0.3V or 5.0 ± 0.5V