

## 100307 Low Power Quint Exclusive OR/NOR Gate

### General Description


The 100307 is monolithic quint exclusive-OR/NOR gate. The Function output is the wire-OR of all five exclusive-OR outputs. All inputs have 50 kΩ pull-down resistors.

- 2000V ESD protection
- Pin/function compatible with 100107
- Voltage compensated operating range = -4.2V to -5.7V
- Available to industrial grade temperature range
- Available to Standard Microcircuit Drawing (SMD) 5962-9459001

### Features

- Low Power Operation

### Logic Symbol




### Logic Equation

$$F = (D_{1a} \oplus D_{2a}) + (D_{1b} \oplus D_{2b}) + (D_{1c} \oplus D_{2c}) + (D_{1d} \oplus D_{2d}) + (D_{1e} \oplus D_{2e})$$


Pin Names	Description
$D_{na}-D_{ne}$	Data Inputs
F	Function Output
$O_a-O_e$	Data Outputs
$\bar{O}_a-\bar{O}_e$	Complementary Data Outputs

## Connection Diagrams

24-Pin DIP



24-Pin Quad Cerpak



## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Above which the useful life may be impaired. (Note 1)	
Storage Temperature ( $T_{STG}$ )	-65°C to +150°C
Maximum Junction Temperature ( $T_J$ )	
Ceramic	+175°C
Plastic	+150°C
$V_{EE}$ Pin Potential to Ground Pin	-7.0V to +0.5V
Input Voltage (DC)	$V_{EE}$ to +0.5V
Output Current (DC Output HIGH)	-50 mA

ESD (Note 2)

≥2000V

## Recommended Operating Conditions

Case Temperature ( $T_C$ )	
Military	-55°C to +125°C
Supply Voltage ( $V_{EE}$ )	-5.7V to -4.2V

**Note 1:** Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** ESD testing conforms to MIL-STD-883, Method 3015.

## Military Version DC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$ ,  $T_C = -55^\circ C$  to  $+125^\circ C$

Symbol	Parameter	Min	Max	Units	$T_C$	Conditions	Notes	
$V_{OH}$	Output HIGH Voltage	-1025	-870	mV	0°C to +125°C	$V_{IN} = V_{IH}$ (Max) or $V_{IL}$ (Min)	Loading with 50Ω to -2.0V	1, 2, 3
		-1085	-870	mV	-55°C			
$V_{OL}$	Output LOW Voltage	-1830	-1620	mV	0°C to +125°C	$V_{IN} = V_{IH}$ (Min) or $V_{IL}$ (Max)	Loading with 50Ω to -2.0V	1, 2, 3
		-1830	-1555	mV	-55°C			
$V_{OHC}$	Output HIGH Voltage	-1035		mV	0°C to +125°C	$V_{IN} = V_{IH}$ (Min) or $V_{IL}$ (Max)	Loading with 50Ω to -2.0V	1, 2, 3
		-1085		mV	-55°C			
$V_{OLC}$	Output LOW Voltage		-1610	mV	0°C to +125°C	$V_{IN} = V_{IH}$ (Min) or $V_{IL}$ (Max)	Loading with 50Ω to -2.0V	1, 2, 3
			-1555	mV	-55°C			
$V_{IH}$	Input HIGH Voltage	-1165	-870	mV	-55°C to +125°C	Guaranteed HIGH Signal for All Inputs	1, 2, 3, 4	
$V_{IL}$	Input LOW Voltage	-1830	-1475	mV	-55°C to +125°C	Guaranteed LOW Signal for All Inputs	1, 2, 3, 4	
$I_{IL}$	Input LOW Current	0.50		μA	-55°C to +125°C	$V_{EE} = -4.2V$ $V_{IN} = V_{IL}$ (Min)	1, 2, 3	
$I_{IH}$	Input High Current $D_{2a}-D_{2e}$		250	μA	0°C to +125°C	$V_{EE} = -5.7V$ $V_{IN} = V_{IH}$ (Max)	1, 2, 3	
			350	μA	-55°C			
	$D_{1a}-D_{1e}$		350	μA	-55°C			
			500	μA	-55°C			
$I_{EE}$	Power Supply Current	-75	-25	mA	-55°C to +125°C	Inputs Open	1, 2, 3	

**Note 3:** F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals -55°C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

**Note 4:** Screen tested 100% on each device at -55°C, +25°C, and +125°C, Subgroups 1, 2, 3, 7, and 8.

**Note 5:** Sample tested (Method 5005, Table I) on each manufactured lot at -55°C, +25°C, and +125°C, Subgroups A1, 2, 3, 7, and 8.

**Note 6:** Guaranteed by applying specified input condition and testing  $V_{OH}/V_{OL}$ .

## AC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ;  $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = -55^\circ C$		$T_C = +25^\circ C$		$T_C = +125^\circ C$		Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max			
$t_{PLH}$	Propagation Delay	0.30	2.10	0.40	1.90	0.40	2.40	ns	Figures 1, 2	1, 2, 3
$t_{PHL}$	$D_{2a}-D_{2e}$ to O, $\bar{O}$									
$t_{PLH}$	Propagation Delay	0.30	1.90	0.40	1.80	0.40	2.20	ns		
$t_{PHL}$	$D_{1a}-D_{1e}$ to O, $\bar{O}$									
$t_{PLH}$	Propagation Delay	0.80	2.90	0.90	2.80	0.90	3.40	ns		
$t_{PHL}$	Data to F									
$t_{TLH}$	Transition Time	0.20	1.70	0.30	1.60	0.20	1.70	ns		4
$t_{THL}$	20% to 80%, 80% to 20%									


**Note 7:** F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals  $-55^\circ C$ ), then testing immediately after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

**Note 8:** Screen tested 100% on each device at  $+25^\circ C$  temperature only, Subgroup A9.

**Note 9:** Sample tested (Method 5005, Table I) on each mfg. lot at  $+25^\circ C$ , Subgroup A9, and at  $+125^\circ C$  and  $-55^\circ C$  temperatures, Subgroups A10 and A11.

**Note 10:** Not tested at  $+25^\circ C$ ,  $+125^\circ C$ , and  $-55^\circ C$  temperature (design characterization data).

## Test Circuitry



DS100305-5

### Notes:

$V_{CC}, V_{CCA} = +2V, V_{EE} = -2.5V$

L1 and L2 = equal length 50Ω impedance lines

$R_T = 50\Omega$  terminator internal to scope

Decoupling  $0.1 \mu F$  from GND to  $V_{CC}$  and  $V_{EE}$

All unused outputs are loaded with  $50\Omega$  to GND

$C_L$  = Fixture and stray capacitance  $\leq 3 pF$

FIGURE 1. AC Test Circuit

## Switching Waveforms






FIGURE 2. Propagation Delay and Transition Times



**Physical Dimensions** inches (millimeters) unless otherwise noted



**24-Pin Ceramic Dual-In-Line Package (D)**  
NS Package Number J24E



**24-Pin Quad Cerpak (F)**  
NS Package Number W24B

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
Americas  
Tel: 1-800-272-9959  
Fax: 1-800-737-7018  
Email: support@nsc.com


[www.national.com](http://www.national.com)

**National Semiconductor Europe**  
Fax: +49 (0) 1 80-530 85 86  
Email: europe.support@nsc.com  
Deutsch Tel: +49 (0) 1 80-530 85 85  
English Tel: +49 (0) 1 80-532 78 32  
Français Tel: +49 (0) 1 80-532 93 58  
Italiano Tel: +49 (0) 1 80-534 16 80

**National Semiconductor Asia Pacific Customer Response Group**  
Tel: 65-2544466  
Fax: 65-2504466  
Email: sea.support@nsc.com

**National Semiconductor Japan Ltd.**  
Tel: 81-3-5620-6175  
Fax: 81-3-5620-6179





## 100307 Low Power Quint Exclusive OR/NOR Gate

### Contents

- [General Description](#)
- [Features](#)
- [Datasheet](#)
- [Package Availability, Models, Samples & Pricing](#)

---

### General Description




The 100307 is monolithic quint exclusive-OR/NOR gate. The Function output is the wire-OR of all five exclusive-OR outputs. All inputs have 50 k Ohm pull-down resistors.

---

### Features



- Low Power Operation
  - 2000V ESD protection
  - Pin/function compatible with 100107
  - Voltage compensated operating range = -4.2V to -5.7V
  - Available to industrial grade temperature range
  - Available to Standard Microcircuit Drawing (SMD) 5962-9459001
- 

### Datasheet

Title	Size (in Kbytes)	Date	 View Online	 Download	 Receive via Email
100307 Low Power Quint Exclusive OR/NOR Gate	123 Kbytes	2-Sep-98	<a href="#">View Online</a>	<a href="#">Download</a>	<a href="#">Receive via Email</a>
100307 Mil-Aero Datasheet MN100307-X	105 Kbytes		<a href="#">View Online</a>	<a href="#">Download</a>	<a href="#">Receive via Email</a>

Please use [Adobe Acrobat](#) to view PDF file(s).  
If you have trouble printing, see [Printing Problems](#).

## Package Availability, Models, Samples & Pricing

Part Number	Package		Status	Models		Samples & Electronic Orders	Budgetary Pricing		Std Pack Size	Package Marking
	Type	# pins		SPICE	IBIS		Quantity	\$US each		
5962-9459001MXA	Cerdip	24	Full production	N/A	N/A		50+	\$18.5000	tube of 15	[logo]cZcSc4cA\$E 100307DMQB /Q 5962-9459001MXA
5962-9459001MYA	Cerquad	24	Full production	N/A	N/A		50+	\$20.4000	tube of 14	[logo]cZcSc4cA Q\$E 100307 FMQB 5962 -9459001 MYA
5962-9459001VXA	Cerdip	24	Full production	N/A	N/A	.	50+	\$265.0000	tube of 15	[logo]cZcSc4cA\$E 100307J-QMLV 5962-9459001VXA
5962-9459001VYA	Cerquad	24	Full production	N/A	N/A	.	50+	\$265.0000	tube of 14	[logo]cZcSc4cA 100307W- QMLV 5962 -9459001 VYA \$E
100307 MW8	wafer		Full production	N/A	N/A	.			N/A	-

[Information as of 1-Sep-2000]

---

**Quick Search**

[Parametric  
Search](#)

[System  
Diagrams](#)

[Product  
Tree](#)

[Home](#)

[About Languages](#) . [About the Site](#) . [About "Cookies"](#)

National is [QS 9000 Certified](#) . [Privacy/Security](#)

[Copyright](#) © National Semiconductor Corporation

[Preferences](#) . [Feedback](#)