

74190, 191, LS191 Counters

'190 Presettable BCD/Decade Up/Down Counter
'191 Presettable 4-Bit Binary Up/Down Counter
Product Specification

Logic Products

FEATURES

- Synchronous, reversible counting
- BCD/decade—'190
4-bit binary—'191
- Synchronous, reversible counting
- Asynchronous parallel load capability
- Count enable control for synchronous expansion
- Single Up/Down control input

DESCRIPTION

The '190 is an asynchronously presettable up/down BCD decade counter. It contains four master/slave flip-flops with internal gating and steering logic to provide asynchronous preset and synchronous count-up and count-down operation. The '191 is similar, but is a 4-bit binary counter.

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74190	25MHz	65mA
74191	25MHz	65mA
74LS191	25MHz	20mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N74190N, N74191N, N74LS191N
Plastic SOL-16	N74LS191D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74S
CE	Input	3ul	3LSul
Other	Inputs	1ul	1LSul
All	Outputs	10ul	10LSul


NOTE:

Where a 74 unit load (ul) is understood to be $40\mu A I_{IH}$ and $-1.6mA I_{IL}$, and a 74LS unit load (LSul) is $20\mu A I_{IH}$ and $-0.4mA I_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Counters

74190, 191, LS191

Asynchronous parallel load capability permits the counter to be preset to any desired number. Information present on the parallel Data inputs ($D_0 - D_3$) is loaded into the counter and appears on the outputs when the Parallel Load (\overline{PL}) input is LOW. As indicated in the Mode Select Table, this operation overrides the counting function.

Counting is inhibited by a HIGH level on the Count Enable (\overline{CE}) input. When \overline{CE} is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the Clock input. The Up/Down ($\overline{U/D}$) input signal determines the direction of counting as indicated in the Mode Select Table. The \overline{CE} input may go LOW when the clock is in either state, however, the LOW-to-HIGH \overline{CE} transition must occur only when the clock is HIGH. Also, the $\overline{U/D}$ input should be changed only when either \overline{CE} or CP is HIGH.

Overflow/underflow indications are provided by two types of outputs, the Terminal Count (TC) and Ripple Clock (\overline{RC}). The TC output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches "9" in the count-up mode for 74190,

and reaches "15" in the count-up mode for 74191/74LS191. The TC output will remain HIGH until a state change occurs, either by counting or presetting, or until $\overline{U/D}$ is changed. Do not use the TC output as a clock signal because it is subject to decoding spikes.

The TC signal is used internally to enable the \overline{RC} output. When TC is HIGH and \overline{CE} is LOW, the \overline{RC} follows the Clock Pulse (CP) delayed by two gate delays. The \overline{RC} output essentially duplicates the LOW clock pulse width, although delayed in time by two gate delays. This feature simplifies the design of multi-stage counters, as indicated in Figures A and B. In Figure A, each \overline{RC} output is used as the Clock input for the next higher stage. When the clock source has a limited drive capability this configuration is particularly advantageous, since the clock source drives only the first stage. It is only necessary to inhibit the first stage to prevent counting in all stages, since a HIGH signal on \overline{CE} inhibits the \overline{RC} output pulse as indicated in the Mode Select Table. The timing skew between state changes in the first and last stages is represented by the cumulative delay of the clock as it

ripples through the preceding stages. This is a disadvantage of the configuration in some applications.

Figure B shows a method of causing state changes to occur simultaneously in all stages. The \overline{RC} outputs propagate the carry/borrow signals in ripple fashion and all Clock inputs are driven in parallel. The LOW state duration of the clock in this configuration must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. Since the \overline{RC} output of any package goes HIGH shortly after its CP input goes HIGH, there is no such restriction on the HIGH state duration of the clock.

In Figure C, the configuration shown avoids ripple delays and their associated restrictions. Combining the TC signals from all the preceding stages forms the \overline{CE} input signal for a given stage. An enable signal must be included in each carry gate in order to inhibit counting. The TC output of a given stage is not affected by its own \overline{CE} , therefore, the simple inhibit scheme of Figure A and B does not apply.




Figure 1. N-Stage Counter Using Ripple Clock






Figure 2. Synchronous N-Stage Counter Using Ripple Carry Borrow

Counters

74190, 191, LS191




LOGIC DIAGRAM '190



Counters

74190, 191, LS191

LOGIC DIAGRAM '191



5

MODE SELECT — FUNCTION TABLE, '190, '191

OPERATING MODE	INPUTS				OUTPUTS	
	\overline{PL}	$\overline{U/D}$	\overline{CE}	CP	D _n	Q _n
Parallel load	L	X	X	X	L	L
	L	X	X	X	H	H
Count up	H	L	l	↑	X	count up
Count down	H	H	l	↑	X	count down
Hold "do nothing"	H	X	H	X	X	no change

TC AND \overline{RC} FUNCTION TABLE, '190

INPUTS			TERMINAL COUNT STATE				OUTPUTS	
$\overline{U/D}$	\overline{CE}	CP	Q ₀	Q ₁	Q ₂	Q ₃	TC	\overline{RC}
H	H	X	H	X	X	H	L	H
L	H	X	H	X	X	H	H	H
L	L	⌋	H	X	X	H	⌋	⌋
L	H	X	L	L	L	L	L	H
H	H	X	L	L	L	L	H	H
H	L	⌋	L	L	L	L	⌋	⌋

Counters

74190, 191, LS191

TC AND RC FUNCTION TABLE, '191

INPUTS			TERMINAL COUNT STATE				OUTPUTS	
\bar{U}/D	\bar{CE}	CP	Q ₀	Q ₁	Q ₂	Q ₃	TC	\bar{RC}
H	H	X	H	H	H	H	L	H
L	H	X	H	H	H	H	H	H
L	L	\downarrow	H	H	H	H	\downarrow	\downarrow
L	H	X	L	L	L	L	L	H
H	H	X	L	L	L	L	H	H
H	L	\downarrow	L	L	L	L	\downarrow	\downarrow

H = HIGH voltage level steady state.

L = LOW voltage level steady state.

↑ = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.

X = Don't care.

 \downarrow = LOW-to-HIGH clock transition. \downarrow = LOW pulse. \downarrow = TC goes LOW on a LOW-to-HIGH clock transition.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER		74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER		74			74LS			UNIT
		Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			2.0			V
V _{IL}	LOW-level input voltage			+0.8			+0.8	V
I _{IK}	Input clamp current			-12			-18	mA
I _{OH}	HIGH-level output current			-800			-400	μA
I _{OL}	LOW-level output current			16			8	mA
T _A	Operating free-air temperature	0		70	0		70	°C

Counters

74190, 191, LS191

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹		74190, 191			74LS191			UNIT
			Min	Typ ²	Max	Min	Typ ²	Max	
V _{OH} HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MIN, I _{OH} = MAX		2.4	3.4		2.7	3.4		V
V _{OL} LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX	I _{OL} = MAX		0.2	0.4		0.35	0.5	V
		I _{OL} = 4mA (74LS)					0.25	0.4	V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5			-1.5	V
I _I Input current at maximum input voltage	V _{CC} = MAX	V _I = 5.5V			1.0				mA
		V _I = 7.0V	\overline{CE} input					0.3	mA
			Other inputs					0.1	mA
I _{IH} HIGH-level input current	V _{CC} = MAX	V _I = 2.4V	\overline{CE} input		120				μ A
			Other inputs		40				μ A
		V _I = 2.7V	\overline{CE} input					60	μ A
			Other inputs					20	μ A
I _{IL} LOW-level input current	V _{CC} = MAX	V _I = 0.4V	\overline{CE} input		-4.8			-1.2	mA
			Other inputs		-1.6			-0.4	mA
I _{OS} Short-circuit output current ³	V _{CC} = MAX		-18		-65	-20		-100	mA
I _{CC} Supply current ⁴ (total)	V _{CC} = MAX			65	105		20	35	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- Measure I_{CC} with all inputs grounded and all outputs open.

Counters

74190, 191, LS191

AC ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	74		74LS		UNIT
		$C_L = 15\text{pF}$, $R_L = 400\Omega$		$C_L = 15\text{pF}$, $R_L = 2\text{k}\Omega$		
		Min	Max	Min	Max	
f_{MAX} Maximum input count frequency	Waveform 1	20		20		MHz
t_{PLH} Propagation delay t_{PHL} Clock to Q output	Waveform 1		24 36		24 36	ns
t_{PLH} Propagation delay t_{PHL} Clock to $\overline{\text{RC}}$ output	Waveform 2		20 24		20 24	ns
t_{PLH} Propagation delay t_{PHL} Clock to TC output	Waveform 1		42 52		42 52	ns
t_{PLH} Propagation delay t_{PHL} $\overline{\text{U/D}}$ to $\overline{\text{RC}}$ output	Waveform 7		45 45		45 45	ns
t_{PLH} Propagation delay t_{PHL} $\overline{\text{U/D}}$ to TC output	Waveform 7		33 33		33 33	ns
t_{PLH} Propagation delay t_{PHL} Data to Q outputs	Waveform 3		22 50		32 40	ns
t_{PLH} Propagation delay t_{PHL} $\overline{\text{PL}}$ to any output	Waveform 4		33 50		33 50	ns
t_{PLH} Propagation delay t_{PHL} $\overline{\text{CE}}$ to $\overline{\text{RC}}$ output	Waveform 2		33 33		33 33	ns

NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r , t_f , pulse width or duty cycle.


AC SET-UP REQUIREMENTS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	74		74LS		UNIT
		Min	Max	Min	Max	
t_w CP pulse width	Waveform 1	25		25		ns
t_w $\overline{\text{PL}}$ pulse width	Waveform 5	35		35		ns
t_s Set-up time, data to $\overline{\text{PL}}$	Waveform 6	20		20		ns
t_h Hold time, data to $\overline{\text{PL}}$	Waveform 6	4		5		ns
t_{rec} Recovery time, $\overline{\text{PL}}$ to CP	Waveform 5	40		40		ns
$t_s(L)$ Set-up time, LOW $\overline{\text{CE}}$ to clock	Waveform 8	40		40		ns
$t_h(L)$ Hold time, LOW $\overline{\text{CE}}$ to clock	Waveform 8	0		0		ns

Counters


74190, 191, LS191

AC WAVEFORMS




$V_M = 1.5V$ for 74 and 74S; $V_M = 1.3V$ for 74LS.

Waveform 1




$V_M = 1.5V$ for 74 and 74S; $V_M = 1.3V$ for 74LS.

Waveform 2




$V_M = 1.5V$ for 74 and 74S; $V_M = 1.3V$ for 74LS.

Waveform 3




$V_M = 1.5V$ for 74 and 74S; $V_M = 1.3V$ for 74LS.

Waveform 4




$V_M = 1.5V$ for 74 and 74S; $V_M = 1.3V$ for 74LS.

Waveform 5




$V_M = 1.5V$ for 74 and 74S; $V_M = 1.3V$ for 74LS.
The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 6



$V_M = 1.5V$ for 74 and 74S; $V_M = 1.3V$ for 74LS.

Waveform 7



$V_M = 1.5V$ for 74 and 74S; $V_M = 1.3V$ for 74LS.
The shaded areas indicate when the input is permitted to change for predictable output performance.



Waveform 8

5

Counters

74190, 191, LS191

TEST CIRCUITS AND WAVEFORMS



$V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

t_{TLH} , t_{THL} Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	t_{TLH}	t_{THL}
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns