

HS-9008RH

Radiation Hardened CMOS 8-Bit Flash Analog-to-Digital Converter

March 1998

Features

- QML Qualified Per MIL-PRF-38535 Requirements
- · Excellent Noise Rejection Fully Differential Design
- · Single Reference Supply
- Sampling Rate
 (50ns Conversion Time) 20MHz
- · Available with QML Class V or Class Q Screening

Truth Table

CE1	CE2	B1 - B8	OF
0	1	Valid	Valid
1	1	Three-State	Valid
Х	0	Three-State	Three-State

Description

The Harris HS-9008RH is a CMOS 8-Bit Flash Converter designed for space applications where relatively low power, exceptional accuracy and very fast conversion speeds are a necessity.

The HS-9008RH design differs substantially from most other available Flash Converters as it employs fully differential analog input sampling networks and amplifiers, as well as regenerative, offset nulled (error correcting) comparators. These circuit techniques improve noise performance and render the circuit much less sensitive to process and radiation induced device parametric shifts. Outstanding integral and differential linearity error is achieved through the use of a metal film resistor network which exhibits >10-bit linearity without trim. As a result of these innovations, the device operates with a single fixed reference supply as opposed to the multiple, adjustable references used in similar devices.

This combination of features makes the HS-9008RH one of the best 8-Bit Flash Converters available in the Commercial, Military or Rad Hard markets.

Specifications for Rad Hard QML devices are controlled by the Defense Supply Center in Columbus (DSCC). SMD numbers must be used when ordering.

Detailed Electrical Specifications for this are contained in SMD 5962-96696. A "hot-link" is provided on our homepage with instructions for downloading. http://www.semi.harris.com/data/sm/index.htm

Ordering Information

SMD PART NUMBER	HARRIS PART NUMBER	TEMP. RANGE (^O C)	PACKAGE	CASE OUTLINE
5962R9669601QXC	HS1-9008RH-8	-55 to 125	28 Ld SBDIP	CDIP2-T28
5962R9669601VXC	HS1-9008RH-Q	-55 to 125	28 Ld SBDIP	CDIP2-T28
5962R9669601QYC	HS9-9008RH-8	-55 to 125	28 Ld Flatpack	CDFP3-F28
5962R9669601VYC	HS9-9008RH-Q	-55 to 125	28 Ld Flatpack	CDFP3-F28
N/A	HS1-9008RH/Sample	25	28 Ld SBDIP	CDIP2-T28
N/A	HS1-9008RH/Proto	-55 to 125	28 Ld SBDIP	CDIP2-T28
N/A	HS9-9008RH/Sample	25	28 Ld Flatpack	CDFP3-F28
N/A	HS9-9008RH/Proto	-55 to 125	28 Ld Flatpack	CDFP3-F28


HS-9008RH

Pinouts HS-9008RH HS-900RH (SBDIP) (FLATPACK) **TOP VIEW** TOP VIEW $^{1}/_{2}$ R $\boxed{1}$ 28 V_{SSD} ¹/₂ R **□ ≥≥** ⇒ V_{SSD} 28 V_{DDD} □ ⊐ V_{IN} 27 V_{IN} 27 V_{DDD} 2 CLK = 3 26 ■ V_{SSD} 26 V_{SSD} CLK 3 V_{DDD} **□** 25 ■ VSSA 25 V_{SSA} V_{DDD} 4 J V_{REF}+ VSSA = 5 24 24 V_{REF}+ V_{SSA} 5 V_{REF}- □ ■ V_{DDA} 6 23 oF 23 V_{DDA} V_{REF}- 6 V_{DDA} ⊏ 7 22 ____B8 (MSB) (LSB) B1 = 22 OF 8 21 V_{DDA} 7 **B**7 B2 **□** 9 20 (LSB) B1 8 21 B8 (MSB) B3 🗖 **⊐** B6 10 19 20 B7 19 B6 B2 9 **⊐** B5 B4 **⊏** 11 18 B3 10 CE1 _ ■ V_{SSA} 12 17 18 B5 B4 11 CE2 ⊐ V_{SSD} 13 16 17 V_{SSA} ⊐ V_{DDD} CE1 12 V_{DDA} ⊏ 14 15 CE2 13 16 V_{SSD} V_{DDA} 14 15 V_{DDD}

Pin Description

SBDIP/ FLATPACK PACKAGE PIN	NAME	DESCRIPTION
8	B1	(LSB) Output Data Bits
9	B2	Output Data Bits
10	Вз	Output Data Bits
11	B4	Output Data Bits
18	B5	Output Data Bits
19	B6	Output Data Bits
20	B7	Output Data Bits
21	B8	(MSB) Output Data Bits
22	OF	Overflow
16, 26, 28	V _{SSD}	Digital Ground

SBDIP/ FLATPACK PACKAGE PIN	NAME	DESCRIPTION	
2, 4, 15	V_{DDD}	Digital Supply	
13 CE2		Three-State Output Enable	
12	CE1	Three-State Output Enable	
6	V _{REF} -	Negative Reference Input	
27	V _{IN}	Analog Signal In	
5, 17, 25	V _{SSA}	Analog Ground	
3	CLK	Clock Input	
1	1/2 R	Reference Midpoint	
24	V _{REF} +	Positive Reference Input	
7, 14, 23	V_{DDA}	Analog Supply	



Metallization Mask Layout

DIE DIMENSIONS:

180 mils x 197 mils x 21 \pm 1 mils

METALLIZATION:

Metal 1 - Type: Moly/TiW

Thickness: 5.8kÅ ± 10%

Metal 2- Type: Al/Si/Cu

Thickness: 10kÅ ± 10%

SUBSTRATE POTENTIAL (Powered Up):

 V_{DD}

BACKSIDE FINISH:

Silicon

PASSIVATION:

Type: SiO₂

Thickness $8k\dot{A} \pm 1k\dot{A}$


WORST CASE CURRENT DENSITY:

Metal 1 - Designs using the Harris AVLSI-1RA process take advantage of the superior current carrying capabilities of Moly.TiW. The current density limit established by Harris Reliability is 5.0 x 10⁵ A/cm²

Metal 2 - 1.63 x 10⁵ A/cm²

PROCESS:

AVLSI1RA



All Harris Semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.