

HN62444 Series

T-46-13-15

4M (256K x 16-bit) and (512K x 8-bit) Mask ROM

■ DESCRIPTION

The Hitachi HN62444 is a 4-Megabit CMOS Mask Programmable Read Only Memory organized as 262,144 x 16-bit and 524,288 x 8-bit.

The low power consumption of this device makes it ideal for battery powered, portable systems. In addition, the high density and high speed provide enough capacity and high performance to be used as a character generator in laser printers.


Hitachi's HN62444 is offered with JEDEC-Standard pinouts in 40-pin Plastic DIP and 48-lead Plastic SOP packages. The HN62444 is also packaged in a 44-lead Plastic TFP and a 44-lead Plastic TQFP.

■ FEATURES


- Single Power Supply:
 $V_{CC} = 5 V \pm 10\%$
- Fast Access Time:
100 ns (max)
- Low Power Consumption:
Active Current: 150 mW (typ)
Standby Current: 5 μ W (typ)
- User Selectable Organization:
256K x 16-bit (Word-Wide)
512K x 8-bit (Byte-Wide)
Switchable with BHE pin
- TTL-Compatible Inputs and Outputs
- Three-State Data Outputs
- Pin Arrangements:
JEDEC Standard Word-Wide/Byte-Wide Pinout
- Packages:
40-pin Plastic DIP
44-lead Plastic QFP
44-lead Plastic TQFP
48-lead Plastic SOP

■ ORDERING INFORMATION


Type No.	Access Time	Package
HN62444P-10	100 ns	40-pin Plastic DIP (DP-40)
HN62444FP-10	100 ns	44-lead Plastic QFP (FP-44A)
HN62444TFP-10	100 ns	44-lead Plastic TQFP (TFP-44)
HN62444F-10	100 ns	48-lead Plastic SOP (FP-48DA)




(DP-40)



(FP-44A)



(TFP-44)



(FP-48DA)

HITACHI

Hitachi America, Ltd. • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300


5-41

5

■ PIN ARRANGEMENT


HITACHI/ LOGIC/ARRAYS/MEM T-46-13-15

HN62444P Series



(PinD40.HN62444)


HN62444F Series



Note: Pins 11, 12, 13, 36, 37 and 38 are connected to the inner lead frame.

(PinT248.HN62444)

HN62444FP Series
HN62444TFP Series



(PinQ44.HN62444)


HITACHI

HITACHI/ LOGIC/ARRAYS/MEM T-46-13-15

PIN DESCRIPTION

Pin Name	Function
A ₀ - A ₁₇	Address
A ₋₁	Address (Word-Wide)
D ₀ - D ₁₅	Output
CE	Chip Enable
OE	Output Enable
BHE	Byte Enable
V _{CC}	Power Supply
V _{SS}	Ground
NC	No Connection

BLOCK DIAGRAM



(BD.HN62444)

- Notes:
1. * : A₋₁ is the Least Significant Address bit in Byte-Wide Mode.
 2. BHE=V_{IH} : 16-bit (D₁₅ - D₀)
 BHE=V_{IL} : 8-bit (D₇ - D₀)
 When BHE is low, D₁₄ - D₈ are in high impedance states.

HITACHI/ LOGIC/ARRAYS/MEM

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage ¹	V _{CC}	-0.3 to +7.0	V
Terminal Voltage ¹	V _T	-0.3 to V _{CC} + 0.3	V
Operating Temperature Range	T _{OPR}	0 to +70	°C
Storage Temperature Range	T _{STG}	-55 to +125	°C
Temperature Under Bias	T _{BIAS}	-20 to +85	°C

T-46-13-15

Notes: 1. With respect to V_{SS}.

■ CAPACITANCE

(V_{CC} = 5V ± 10%, V_{SS} = 0V, T_a = 25°C, V_{IN} = 0 V, f = 1MHz)

Item	Symbol	Min.	Max.	Unit
Input Capacitance ¹	C _{IN}	-	15	pF
Output Capacitance ¹	C _{OUT}	-	15	pF

Notes: 1. This parameter is sampled and not 100% tested.

■ DC ELECTRICAL CHARACTERISTICS FOR READ OPERATION

(V_{CC} = 5V ± 10%, V_{SS} = 0 V, T_a = 0 to 70°C)

Item	Symbol	Min.	Max.	Unit	Test Condition
Input Leakage Current I _I	-	10	μA	V _{IN} = 0 to V _{CC}	
Output Leakage Current	I _{LO}	-	10	μA	$\overline{CE} = 2.4 V, V_{OUT} = 0 \text{ to } V_{CC}$
Operating V _{CC} Current	I _{CC}	-	60	mA	V _{CC} = 5.5 V, I _{DOUT} = 0 mA, t _{RC} = min.
Standby V _{CC} Current	I _{SB}	-	30	μA	V _{CC} = 5.5 V, $\overline{CE} \geq V_{CC} - 0.2V$
Input Voltage	V _{IH}	2.4	V _{CC} +0.3	V	
	V _{IL}	-0.3	0.45	V	
Output Voltage	V _{OH}	2.4	-	V	I _{OH} = -205 μA
	V _{OL}	-	0.4	V	I _{OL} = 1.6 mA

HITACHI

■ AC ELECTRICAL CHARACTERISTICS FOR READ OPERATION

($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to $70^\circ C$)

HITACHI/ LOGIC/ARRAYS/MEM

Test Conditions

- Input pulse levels: 0.45 V / 2.4 V
- Input rise and fall times: ≤ 10 ns
- Output load: 1 TTL Gate + CL = 100 pF (Including jig capacitance)
- Input/Output Timing Reference level: 1.5 V

Item	Symbol	Min.	Max.	Unit
Read Cycle Time	t_{RC}	100	-	ns
Address Access Time	t_{AA}	-	100	ns
\overline{CE} Access Time	t_{ACE}	-	100	ns
\overline{OE} Access Time	t_{OE}	-	55	ns
BHE Access Time	t_{BHE}	-	100	ns
Output Hold Time from Address Change	t_{DHA}	0	-	ns
Output Hold Time from \overline{CE}	t_{DHC}	0	-	ns
Output Hold Time from \overline{OE}	t_{DHO}	0	-	ns
Output Hold Time from BHE	t_{DHB}	0	-	ns
\overline{CE} to Output in High Z ¹	t_{CHZ}	-	40	ns
\overline{OE} to Output in High Z ¹	t_{OHZ}	-	40	ns
BHE to Output in High Z ¹	t_{BHZ}	-	40	ns
\overline{CE} to Output in Low Z	t_{CLZ}	5	-	ns
\overline{OE} to Output in Low Z	t_{OLZ}	5	-	ns
BHE to Output in Low Z	t_{BLZ}	5	-	ns


Note: 1. t_{CHZ} , t_{OHZ} , and t_{BHZ} are defined as the time at which the output becomes an open circuit and are not referenced to output voltage levels.

■ READ TIMING WAVEFORM

Word Mode (BHE = V_{IH}) or Byte Mode (BHE = V_{IL})

HITACHI/ LOGIC/ARRAYS/MEM


T-46-13-15



(TD.R.HN62444)

- Note:
1. t_{DHA} , t_{DHC} , t_{DHO} are determined by the faster time.
 2. t_{AA} , t_{ACE} , t_{OE} are determined by the slower time.
 3. t_{CLZ} , t_{OLZ} are determined by the slower time.

Word Mode/Byte Mode Switch



(TD.R1.HN62444)

- Note:
1. If \overline{CE} and \overline{OE} are enabled, A_{15} to A_0 are valid.
 2. D_{15}/A_{15} pin is in the output state when BHE is high, \overline{CE} and \overline{OE} are enabled. Therefore, the input signals of opposite phase to the output must not be applied to them.

HITACHI