

# LC<sup>2</sup>MOS 8-Bit Sampling ADC

**AD7821** 

### 1.1 Scope.

This specification covers the detail requirement for a monolithic CMOS 8-bit sampling analog-to-digital converter. It features a conversion time of 660 ns and accepts unipolar or bipolar inputs.

### 1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device

Part Number

-1

AD7821T(X)/883B

### 1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline:

| (X) | Package | Description    |  |  |  |
|-----|---------|----------------|--|--|--|
| Q   | Q-20    | 20-Pin Cerdip  |  |  |  |
| E   | E-20A   | 20-Contact LCC |  |  |  |

### 1.3 Absolute Maximum Ratings. $(T_A = +25^{\circ}C)$

| $ m V_{DD}$ to GND                  |
|-------------------------------------|
| V <sub>SS</sub> to GND              |
| $V_{IN}$ to GND                     |
| $V_{REF}(+)$ to GND                 |
| $V_{REF}(-)$ to GND                 |
| $ m V_{IN}$ to GND                  |
| Digital Inputs to DGND              |
| Digital Outputs to DGND             |
| Power Dissipation (to +75°C)        |
| Derates above +75°C                 |
| Operating Temperature Range         |
| Storage Temperature                 |
| Lead Temperature (Soldering 10 sec) |

### 1.5 Thermal Characteristics.

Thermal Resistance  $\theta_{JC}=35^{\circ}\text{C/W}$  for Q-20 and E-20A  $\theta_{JA}\approx120^{\circ}\text{C/W}$  for Q-20 and E-20A

## AD7821 — SPECIFICATIONS

Table 1.

|  |                   |        | Design<br>Limit                    | Sub<br>Group | Sub<br>Group |   |          |
|--|-------------------|--------|------------------------------------|--------------|--------------|---|----------|
| Test   | Symbol            | Device | T <sub>MIN</sub> -T <sub>MAX</sub> | 1            | 2, 3         | Test Condition <sup>1, 2</sup>  | Units    |
| Resolution   | RES               | -1     | 8                                  |              |              | This Is the Minimum Resolu-<br>tion for Which No Missing<br>Codes Are Guaranteed. | Bits     |
| Total Unadjusted Error <sup>3</sup>                    | TUE               | -1     | ì                                  | 1            | 1            |   | ±LSB max |
| Signal to Noise Ratio                                  | SNR               | -1     | 45                                 | 45           | 45           |   | dB       |
| Total Harmonic Distortion                              | THD               | -1     | -50                                | -50          | -50          |   | dB       |
| Peak Harmonic or Spurious Noise                        |                   | -1     | -30                                | -30          | -30          |   | dB       |
| Intermodulation Distortion<br>Second Order             | IMD               | -1     | -30                                | -30          | -30          |   | dB       |
| Third Order  |                   | -1     | -50                                | -50          | -50          |   | dB       |
| Analog Input Leakage Current                           | I <sub>IN</sub>   | -1     | 3                                  | 3            | 3            |   | ±μA max  |
| Analog Input Capacitance                               | Cı                | -1     | 55                                 | -            |              |   | pF typ   |
| Reference Input Resistance                             | R <sub>I</sub>    | -1     | 1                                  | 1            | 1            |   | kΩ min   |
|  |                   |        | 4                                  | 4            | 4            |   | kΩ max   |
| Digital Input High Level                               | V <sub>IH</sub>   | -1     | 2.4                                | 2.4          | 2.4          | CS, WR, RD  | V min    |
|  |                   |        | 3.5                                | 3.5          | 3.5          | Mode (Pin 7)  |          |
| Digital Input Low Level                                | V <sub>IH</sub>   | -1     | 0.8                                | 0.8          | 0.8          | CS, WR, RD  | V max    |
|  |                   |        | 1.5                                | 1.5          | 1.5          | Mode (Pin 7)  |          |
| Digital Input High Current                             | I <sub>IH</sub>   | -1     | 1.0                                | 1.0          | 1.0          | CS, RD  | μA max   |
|  |                   |        | 3.0                                | 3.0          | 3.0          | ₩R  | ]        |
|  |                   |        | 200.0                              | 200.0        | 200.0        | Mode (Pin 7)  |          |
| Digital Input Low Current                              | I <sub>tL</sub>   | -1     | 1.0                                | 1.0          | 1.0          | CS, WR, RD, Mode (Pin 7)  | -μA max  |
| Digital Input Capacitance                              | Cı                | -1     | 8.0                                |              |              | CS, WR, RD, Mode (Pin 7)  | pF max   |
| Digital Output High Level                              | V <sub>OH</sub>   | -1     | 4.0                                | 4.0          | 4.0          | DB0-DB7, <del>OFL</del> , <del>INT</del><br>I <sub>SOURCE</sub> = 360 μA          | V min    |
| Digital Output Low Level                               | V <sub>OL</sub>   | -1     | 0.4                                | 0.4          | 0.4          | DB0-DB7, OFL, INT<br>I <sub>SINK</sub> = 1.6 mA                                   | V max    |
|  |                   |        | 0.4                                | <u> </u>     |              | RDY: I <sub>SINK</sub> = 2.6 mA   |          |
| Floating State Leakage Current                         | I <sub>OUT</sub>  | -1     | 3.0                                | 3.0          | 3.0          | DB0-DB7   | μA max   |
| Digital Output Capacitance                             | C <sub>OUT</sub>  | -1     | 8.0                                |              |              | (Typically 5 pF)  | pF max   |
| Slew Rate Tracking                                     |                   | -1     | 1.6                                |              |              | Typically 2.36  | V/µs     |
| Supply Current from V <sub>DD</sub>                    | I <sub>DD</sub>   | -1     | 25                                 | 25           | 25           | $\overline{CS} = \overline{RD} = 0 \text{ V}$                                     | mA max   |
| Supply Current from V <sub>SS</sub>                    | Iss               | -1     | 100                                | 100          | 100          | $\overline{CS} = \overline{RD} = 0 \text{ V}$                                     | μA max   |
| Power Supply Sensitivity                               |                   | -1     | 1/4                                | 1/4          | 1/4          | $V_{DD} = 5 \text{ V} \pm 5\%$  | ±LSB max |
| CS to RD/WR Setup Time                                 | t <sub>CS</sub>   | -1     | 0                                  | 1            |              |   | ns min   |
| CS to RD/WR Hold Time                                  | t <sub>CH</sub>   | -1     | 0                                  |              |              |   | ns min   |
| CS to RDY Delay. Pull-Up<br>Resistor 2 kΩ <sup>4</sup> | t <sub>RDY</sub>  | -1     | 100                                |              |              | 70 ns max at +25°C  | ns max   |
| Conversion Time (RD Mode)                              | t <sub>CRD</sub>  | -1     | 975                                |              |              | 700 ns max at +25°C   | ns max   |
| Data Access Time (RD Mode)5                            | t <sub>ACCO</sub> | -1     | t <sub>CRD</sub> +75               |              |              | (t <sub>CRD</sub> +50) ns max at +25°C  | ns max   |

| Test  | Symbol            | Device | Design<br>Limit<br>T <sub>MIN</sub> -T <sub>MAX</sub> | Sub<br>Group<br>1 | Sub<br>Group<br>2, 3 | Test Condition <sup>1, 2</sup> | Units  |
|---|-------------------|--------|---|-------------------|----------------------|--------------------------------|--------|
| RD to INT Delay (RD Mode)4                                  | t <sub>INTH</sub> | -1     | 90  |                   |                      | 80 ns max at +25°C             | ns max |
| Data Hold Time <sup>6</sup>                                 | t <sub>DH</sub>   | -1     | 80  | -                 |                      | 60 ns max at +25°C             | ns max |
|   |                   |        | 15  |                   |                      | 15 ns min at +25°C             | ns min |
| Delay Time Between Conversions                              | t <sub>P</sub>    | - l    | 500   |                   |                      | 350 ns min at +25°C            | ns min |
| Write Pulse Width   | twR               | -1     | 400   |                   |                      |                                | ns min |
|   |                   |        | 10  |                   |                      | 250 ns min at +25℃             | μs max |
| Delay Time Between WR and RD Pulses                         | t <sub>RD</sub>   | -1     | 450   | _                 |                      | 250 ns min at +25℃             | ns min |
| Data Access Time <sup>5</sup> (WR/RD<br>Mode, See Figure 4) | t <sub>ACC1</sub> | -1     | 275   |                   | _                    | 185 ns min at +25℃             | ns max |
| RD to INT Delay   | t <sub>RI</sub>   | -1     | 220   | _                 |                      | 150 ns max at +25°C            | ns max |
| WR to INT Delay*  | t <sub>INTL</sub> | -1     | 700   |                   |                      | 500 ns max at +25°C            | ns max |
| Access Time <sup>5</sup> (WR/RD<br>Mode, See Figure 3)      | t <sub>ACC2</sub> | -1     | 130   |                   |                      | 90 ns max at +25°C             | ns max |
| WR to INT Delay (Stand-<br>Alone Operation) <sup>4</sup>    | t <sub>thwr</sub> | -1     | 120   |                   |                      | 80 ns max at +25°C             | ns max |
| Data Access Time after INT (Stand-Alone Operation)          | t <sub>ID</sub>   | -1     | 70  |                   |                      | 45 ns max at +25°C             | ns max |

#### NOTES




Figure 1. Load Circuits for Data Access Time Test

Figure 2. Load Circuits for Data Hold Time Test


 $<sup>^{1}</sup>V_{DD} = +5 \text{ V}; V_{REF}(+) = +5 \text{ V}; V_{REF}(-) = GND = 0 \text{ V}$  unless otherwise specified. Specifications apply for  $\overline{RD}$  mode (Pin 7 = 0 V). All input control signals are specified with  $t_r = t_f = 20 \text{ ns}$  (10% to 90% of +5 V) and timed from a voltage level of +1.6 V.


<sup>&</sup>lt;sup>3</sup>Includes gain error, offset error and linearity error.  ${}^{4}C_{L} = 50 \text{ pF}.$ 

<sup>&</sup>lt;sup>5</sup>Measured with load circuits of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V.

<sup>&</sup>lt;sup>6</sup>Defined as the time required for the data lines to changed 0.5 V when loaded with the circuits of Figure 2.

### 3.2.1 Functional Block Diagram and Terminal Assignments.






### 3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (81).

### 4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).





Static Burn-In Initialization



Dynamic Burn-In Signals

### AD7821

#### 6.0 Digital Interface.

The AD7821 has two basic interface modes which are determined by the status of the MODE pin. When this pin is low, the converter is in the RD mode; with this pin high, the AD7821 is set up for the WR-RD mode.

The RD mode is designed for microprocessors which can be driven into a WAIT state. A READ operation (i.e.,  $\overline{CS}$  and  $\overline{RD}$  are taken low) starts a conversion and data is read when the conversion is complete. The WR-RD mode does not require microprocessor WAIT states. A WRITE operation (i.e.,  $\overline{CS}$  and  $\overline{WR}$  are taken low) initiates a conversion, and a READ operation reads the result when the conversion is complete.

### 6.1 RD Mode (MODE = 0).

The timing diagram for the RD mode is shown in Figure 3. This mode is intended for use with microprocessors which have a WAIT state facility, whereby a READ instruction cycle can be extended to accommodate slow memory devices. A conversion is started by taking  $\overline{CS}$  and  $\overline{RD}$  low (READ operation). Both  $\overline{CS}$  and  $\overline{RD}$  are then kept low until output data appears.

In this mode, Pin 6 of the AD7821 is configured as a status output, RDY. This RDY output can be used to drive the processor READY or WAIT input. It is an open drain output (no internal pull-up device) which goes low after the falling edge of  $\overline{CS}$  and goes high impedance at the end of conversion. An  $\overline{INT}$  line is also provided which goes low when a conversion is complete.  $\overline{INT}$  returns high on the rising edge of  $\overline{CS}$  or  $\overline{RD}$ .




Figure 3. RD Mode

#### 6.2 WR-RD Mode (MODE = 1).

In the WR-RD mode, Pin 6 is configured as a WRITE ( $\overline{WR}$ ) input for the AD7821. With  $\overline{CS}$  low, conversion is initiated on the falling edge of  $\overline{WR}$ . Two options exist for reading data from the converter.

In the first of these options the processor waits for the  $\overline{INT}$  status line to go low before reading the data (see Figure 4).  $\overline{INT}$  typically goes low within 380 ns after the rising edge of  $\overline{WR}$ . It indicates that conversion is complete and that the data result is in the output latch. With  $\overline{CS}$  low, the data outputs (DB0-DB7) are activated when  $\overline{RD}$  goes low.  $\overline{INT}$  is reset by the rising edge of  $\overline{RD}$  or  $\overline{CS}$ .




Figure 4. WR-RD Mode (t<sub>RD</sub>>t<sub>INTL</sub>)

The alternative option can be used to shorten the conversion time. This is a method for bypassing the internal time-out circuit. The INT line is ignored and RD can be brought low 250 ns after the rising edge of WR. In this case RD going low transfers the data result into the output latch and activates the data output (DB0-DB7). INT is driven low on the falling edge of RD and is reset on the rising edge of  $\overline{RD}$  or  $\overline{CS}$ . The timing for this interface is shown in Figure 5.




Figure 5. WR-RD Mode (t<sub>RD</sub><t<sub>INTL</sub>)




Figure 6. WR-RD Stand-Alone Operation,  $\overline{CS} = \overline{RD} = 0$ 

The AD7821 can also be used in stand-alone operation in the WR-RD mode.  $\overline{CS}$  and  $\overline{RD}$  are tied low, and a conversion is initiated by bringing  $\overline{WR}$  low. Output data is valid 530 ns  $(t_{INTL} + t_{ID})$  after the rising edge of  $\overline{WR}$ . The timing diagram for this mode is shown in Figure 6.