

54H/74H101

DESCRIPTION

The "101" is a JK Negative Edge-Triggered Flip-Flop featuring AND-OR gated JK inputs and a direct Set input. The Set ( $\bar{S}_D$ ) is an asynchronous active LOW input. When LOW, the  $\bar{S}_D$  overrides the clock and data inputs and sets the Q output HIGH and the  $\bar{Q}$  output LOW.

A HIGH level on the Clock ( $\overline{CP}$ ) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may change while the  $\overline{CP}$  is HIGH, and the flip-flop will perform according to the Truth Table as long as minimum setup and hold times are observed. Output state changes are initiated by the HIGH-to-LOW transition of  $\overline{CP}$ .


ORDERING CODE (See Section 9 for further Package and Ordering Information)

PACKAGES	PIN CONF.	COMMERCIAL RANGES	MILITARY RANGES
		$V_{CC} = 5V \pm 5\%$ ; $T_A = 0^\circ C$ to $+70^\circ C$	$V_{CC} = 5V \pm 10\%$ ; $T_A = -55^\circ C$ to $+125^\circ C$
Plastic DIP	Fig. A	K74H101N	
Ceramic DIP	Fig. A	N74H101F	S54H101F
Flatpak	Fig. B		S54H101W


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE (a)

PINS			54/74	54H/74H	54S/74S	54LS/74LS
$\overline{CP}$	Clock input	$I_{IH}$ ( $\mu A$ ) $I_{IL}$ (mA)		-1.0 -4.8		
$\bar{S}_D$	Set input	$I_{IH}$ ( $\mu A$ ) $I_{IL}$ (mA)		100 -2.0		
JK	Data inputs	$I_{IH}$ ( $\mu A$ ) $I_{IL}$ (mA)		50 -2.0		
Q & $\bar{Q}$	Outputs	$I_{OH}$ ( $\mu A$ ) $I_{OL}$ (mA)		-500 20		

LOGIC SYMBOL



PIN CONFIGURATIONS




DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (b)

PARAMETER	TEST CONDITIONS	54/74		54H/74H		54S/74S		54LS/74LS		UNIT
		Min	Max	Min	Max	Min	Max	Min	Max	
$I_{IH}(\overline{CP})$	Input HIGH current $V_{CC} = \text{Max}, V_{CP} = 2.4V$			0	-1.0					mA
$I_{CC}$	Supply current $V_{CC} = \text{Max}, V_{CP} = 0V$				38					mA

NOTES

- a. The slashed numbers indicate different parametric values for Military/Commercial temperature ranges respectively.
- b. For family dc characteristics, see inside front cover for 54/74 and 54H/74H and see inside back cover for 54S/74S and 54LS/74LS specification.

**LOGIC DIAGRAM**



**MODE SELECT—TRUTH TABLE**

OPERATING MODE	INPUTS				OUTPUTS	
	$\bar{S}_D$	$\overline{CP}$	J	K	Q	$\bar{Q}$
Asynchronous Set	L	X	X	X	H	L
Toggle	H	↓	h	h	q	q̄
Load "0" (Reset)	H	↓	l	h	L	H
Load "1" (Set)	H	↓	h	l	H	L
Hold "no change"	H	↓	l	l	q	q̄

- H = HIGH voltage level steady state.
- L = LOW voltage level steady state.
- h = HIGH voltage level one setup time prior to the HIGH-to-LOW Clock transition.
- l = LOW voltage level one setup time prior to the HIGH-to-LOW Clock transition.
- X = Don't care.
- q = Lower case letters indicate the state of the referenced output prior to the HIGH-to-LOW Clock transition.
- J =  $(J_{1a} \bullet J_{1b}) + (J_{2a} \bullet J_{2b})$
- K =  $(K_{1a} \bullet K_{1b}) + (K_{2a} \bullet K_{2b})$

**AC CHARACTERISTICS  $T_A = 25^\circ\text{C}$  (See Section 4 for Waveforms and Conditions)**

PARAMETER		TEST CONDITIONS	54/74		54H/74H		54S/74S		54LS/74LS		UNIT
					$C_L = 25\text{ pF}$ $R_L = 280\Omega$						
			Min	Max	Min	Max	Min	Max	Min	Max	
$f_{MAX}$	Maximum Clock frequency	Waveform 4			40						MHz
$t_{PLH}$ $t_{PHL}$	Propagation delay Clock to output	Waveform 4				15 20					ns ns
$t_{PLH}$	Propagation delay Set to output	Waveform 5				12					ns
$t_{PHL}$		Waveform 5, CP = HIGH				20					ns
$t_{PHL}$		Waveform 5, CP = LOW				35					ns

**AC SETUP REQUIREMENTS**  $T_A = 25^\circ\text{C}$  (See Section 4 for Waveforms and Conditions)

PARAMETER		TEST CONDITIONS	54/74		54H/74H		54S/74S		54LS/74LS		UNIT
			Min	Max	Min	Max	Min	Max	Min	Max	
$t_{w(H)}$	Clock pulse width (HIGH)	Waveform 4			10						ns
$t_{w(L)}$	Clock pulse width (LOW)	Waveform 4			15						ns
$t_{w(L)}$	Set pulse width (LOW)	Waveform 5			16						ns
$t_{s(H)}$	Setup time HIGH J or K to Clock	Waveform 4			10						ns
$t_{h(H)}$	Hold time HIGH J or K to Clock	Waveform 4			0						ns
$t_{s(L)}$	Setup time LOW J or K to Clock	Waveform 4			13						ns
$t_{h(L)}$	Hold time LOW J or K to Clock	Waveform 4			0						ns