


### FEATURES

- LOGIC LEVELS AND SUPPLY VOLTAGES ARE ECL COMPATIBLE
- ULTRA HIGH SPEED  
(Operating Clock Frequency-5 GHz)
- HERMETICALLY SEALED PACKAGE ASSURES HIGH RELIABILITY

### DESCRIPTION AND APPLICATIONS

The UPG701B is a high speed GaAs digital integrated circuit. It is a Master-Slave T-type Flip Flop that operates with Set/Reset functions. When the clock input is High, the output is changed. When the clock input is Low, the output state remains unchanged. Its operating clock speed is 5 GHz typically. It is ECL compatible both in I/O levels and supply voltages. The 16-pin ceramic package is low loss and hermetically sealed. Devices are highly reliable because of the stability of WSi refractory gate metallization. This device is compatible with other NEC MSI and SSI GaAs logic products, and can be tested using a MD16EVAL 16-pin evaluation kit.

### OUTLINE DIMENSIONS (Units in mm)



### ELECTRICAL CHARACTERISTICS (TA = 25°C)

PART NUMBER PACKAGE OUTLINE				UPG701B, UPG701P H16, CHIP		
SYMBOLS	PARAMETERS	TEST CONDITIONS	UNITS	MIN	TYP	MAX
I <sub>DD</sub>	Supply Current	V <sub>DD</sub> = 0 V V <sub>TT</sub> = -2 V (50 Ω termination) V <sub>SS</sub> = -5.2 V	mA		80	130
I <sub>SS</sub>	Supply Current		mA		60	90
V <sub>OH</sub>	High Level Output Voltage		V	-1.0	-0.8	-0.6
V <sub>OL</sub>	Low Level Output Voltage		V	-2.0	-1.8	-1.6
V <sub>TH</sub>	Threshold Voltage		V		-1.3	
I <sub>OH</sub>	High Level Output Current		mA		25	
I <sub>OL</sub>	Low Level Output Current		mA		4	
I <sub>IH</sub>	High Level Input Current		mA		.75	
I <sub>IL</sub>	Low Level Input Current		mA		.05	
f <sub>φMAX</sub>	Maximum Clock Frequency		GHz	4	5	
t <sub>PD</sub>	Switching Time		ps		300	400
t <sub>r*</sub>	Output Rise Time		ps		130	200
t <sub>f*</sub>	Output Fall Time		ps		120	200


Notes: \*The time from 20% to 80% of output voltage.

1. The V<sub>cs</sub> and V<sub>csb</sub> are normally open. They can also be used as a bias adjustment to optimize operating frequency or output waveform. The V<sub>cs</sub> and V<sub>csb</sub> are bias terminals which are used to adjust the Flip Flop circuit current and output level respectively.
2. The metallized section on the back surface of the package is used as a heat sink and is shared with V<sub>ss</sub> terminal (V<sub>ss</sub> = -5.2 V normally). Note: Do not ground the metallized section to GND (0 V). This is to prevent a short circuit with V<sub>DD</sub> or some other terminals.

**ABSOLUTE MAXIMUM RATINGS** (TA = 25°C)

SYMBOLS	PARAMETERS	UNITS	RATINGS
VDD	Supply Voltage	V	+4
VSS	Supply Voltage	V	-8
VTT	Terminating Voltage	V	-VDD-4
VIN	Input Voltage	V	VDD - VSS
TSTG	Storage Temperature	°C	-65 to +175
Tc(OP)	Operating Case Temperature	°C	-65 to +125
PT	Total Power Dissipation	mW	550

**CONNECTION DIAGRAM**



**HANDLING PROCEDURE**

When handling the device a ground strap should be used to prevent Electric Static Discharge (ESD) that can damage the GaAs MES FETs in the IC.


**TRUTH TABLE**

INPUT			OUTPUT	
CLOCK	SET	RESET	Qn + 1	Qn + 1
	LOW	LOW	Qn	Qn
	LOW	LOW	Qn	Qn
UNRELATED	HIGH	LOW	HIGH	LOW
UNRELATED	LOW	HIGH	LOW	HIGH
UNRELATED	HIGH	HIGH	UNCERTAIN	UNCERTAIN


**Notes:**

- The above conditions are effective when clock input is connected to C. When C-bar is connected to clock signal, UPG701 will be triggered on the falling edge of clock.
- Set and reset functions are fully synchronous with respect to clock.

**OPERATIONAL WAVEFORMS**



**FUNCTION DIAGRAM**



$Q_N + 1 = \bar{Q}_N$


QN + 1; The output after the clock pulse

QN; The output before the clock pulse

When the clock input is High, the output state is changed.


When the clock input is Low, the output state remains unchanged.

**UPG701B WAVEFORM (2.0 GHz CLOCK FREQUENCY)**



**OUTLINE DIMENSIONS** (Units in mm)

UPG701P (CHIP)



- |              |                |
|--------------|----------------|
| 1. Vcs       | 9. Ck          |
| 2. $\bar{Q}$ | 10. $\bar{CK}$ |
| 3. NC        | 11. NC         |
| 4. Q         | 12. NC         |
| 5. NC        | 13. NC         |
| 6. Vcse      | 14. Reset      |
| 7. VDD       | 15. VDD        |
| 8. Set       | 16. Vss        |

**RECOMMENDED CHIP ASSEMBLY CONDITIONS**

**Die Attachment**

Atmosphere: N<sub>2</sub> gas  
 Temperature: 320 ± 3°C  
 AuSn Preform: UPG701P 0.7 x 0.7 x 0.05<sup>t</sup>  
 (mm), 2 piece

The use of hard solder (AuSi or AuGe) is not recommended. Don't use a solder which has a melting point higher than AuSn.

Base material: CuW, Cu, KV

Epoxy Die Attach is not recommended.

**Bonding:**

Machine: TCB  
 Wire: 30 μm diameter Au wire  
 Temperature: 260 ± 10°C  
 Bonding Force: 44 ± 5g  
 Atmosphere: N<sub>2</sub> gas