

MITSUBISHI LSIs (SRAM MODULE)  
**MH25609ATN-10**

2359296-BIT(262144-WORD BY 9-BIT)CMOS STATIC RAM

**DESCRIPTION**

The MH25609ATN is a 2359296-bit CMOS static RAM module organized as 262144-word by 9-bits. It consists of two industry standard 128K × 8 static RAMs, 256K × 1 static RAM, decoder, and one logic.

The stand-by current is low enough for a battery backup application. It is mounted a flat package and SOJ on a 35-pin single in line package.

**FEATURES**


Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by data retention (max)
MH25609ATN-10	100ns	213mA	300 μA

- Single +5V Power supply
- No Clock, No Refresh
- Simple Memory Expansion by  $\overline{S_1}, S_2$
- $\overline{OE}$  Prevents Data Contention in the I/O Bus
- Bit nine (DP, QP) is generally used for parity
- Solder plating contact

**APPLICATION**

Small Capacity Memory Unit

**PIN CONFIGURATION (TOP VIEW) (Single side)**



# MH25609ATN

2359296-BIT  
(262144-WORD BY 9-BIT)CMOS STATIC RAM

## FUNCTION

The operation mode of the MH25609ATN is determined by a combination of the device control inputs  $\overline{S_1}$ ,  $S_2$ ,  $\overline{W}$  and  $\overline{OE}$ . Each mode is summarized in the function table.

A write cycle is executed whenever the low level  $\overline{W}$  overlaps with the low level  $\overline{S_1}$  and the high level  $S_2$ . The address must be set up before the write cycle and must be stable during the entire cycle. The data is into a cell on the trailing edge of  $\overline{W}$ ,  $\overline{S_1}$ , or  $S_2$ , whichever occurs first requiring the set-up and hold time relative to these edge to be maintained. The output enable input  $\overline{OE}$  directly controls the output stage. Setting the  $\overline{OE}$  at a high level, the output stage is in a high-impedance state, and data bus contention problem in the write cycle is eliminated.


A read cycle is executed by setting  $\overline{W}$  at a high level and

$\overline{OE}$  at a low level while  $\overline{S_1}$  and  $S_2$  are in an active state ( $\overline{S_1} = L, S_2 = H$ ).

When setting  $\overline{S_1}$  at a high level, or  $S_2$  at a low level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chip and memory expansion by  $\overline{S_1}$  and  $S_2$ .

## FUNCTION TABLE

$\overline{S_1}$	$S_2$	$\overline{W}$	$\overline{OE}$	Mode	DQ	Icc
X	L	X	X	Non selection	High-impedance	Stand by
H	X	X	X	Non selection	High-impedance	Stand by
L	H	L	X	Write	DIN	Active
L	H	H	L	Read	DOUT	Active
L	H	H	H		High-impedance	Active



2359296-BIT

MH25609ATN

(262144-WORD BY 9-BIT)CMOS STATIC RAM

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to V <sub>SS</sub>	- 0.3~7	V
V <sub>I</sub>	Input voltage		- 0.3*~V <sub>CC</sub> + 0.3	V
V <sub>O</sub>	Output voltage		0~V <sub>CC</sub>	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C	1.7	W
T <sub>opr</sub>	Operating temperature		0~70	°C
T <sub>stg</sub>	Storage temperature		- 40~125	°C

\* In case of pulse width ≤ 50ns, - 3.0V.

ELECTRICAL CHARACTERISTICS (T<sub>a</sub> = 0~70°C, V<sub>CC</sub> = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High input voltage		3.2		V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Low input voltage		- 0.3*		0.8	V
V <sub>OH</sub>	High output voltage	I <sub>OH</sub> = - 1mA	2.4			V
V <sub>OL</sub>	Low output voltage	I <sub>OL</sub> = 2mA			0.4	V
I <sub>I</sub>	Input current	V <sub>I</sub> = 0~V <sub>CC</sub>			± 4	μA
I <sub>OZ</sub>	Output current	$\overline{S1} = V_{IH}$ or $S2 = V_{IL}$ or $\overline{OE} = V_{IH}$ V <sub>I/O</sub> = 0~V <sub>CC</sub>			± 12	μA
I <sub>CC1</sub>	Active supply current (TTL)	$\overline{S1} = V_{IL}$ , $S2 = V_{IH}$ Output open Other inputs = V <sub>IH</sub>			213	mA
	Active supply current (CMOS)	$\overline{S1} \leq 0.2V$ , $S2 \geq V_{CC} - 0.2V$ Output open Other inputs ≤ 0.2V or ≥ V <sub>CC</sub> - 0.2V		110	163	
I <sub>CC2</sub>	Stand-by supply current	① $\overline{S1}$ , A17 ≤ 0.2 or ≥ V <sub>CC</sub> -0.2, S2 ≤ 0.2, Other input = 0~V <sub>CC</sub> ② $\overline{S1}$ and S2 ≥ V <sub>CC</sub> -0.2V A17 ≤ 0.2 or ≥ V <sub>CC</sub> -0.2 Other inputs = 0~V <sub>CC</sub>			300	μA
I <sub>CC3</sub>	Stand-by supply current	$\overline{S1} = V_{IH}$ , $S2 = V_{IL}$ Other inputs = 0~V <sub>CC</sub>		6	9	mA
C <sub>I</sub>	Input capacitance	V <sub>I</sub> = GND, V <sub>I</sub> = 25mVrms, f = 1MHz			35	pF
C <sub>O</sub>	Output capacitance	V <sub>O</sub> = GND, V <sub>O</sub> = 25mVrms, f = 1MHz			25	pF

Note 1 : Direction for current flowing into an IC is positive (no mark).

2 : Typical value is V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C.

\* In case of pulse width ≤ 50ns, - 3.0V.

2359296-BIT

(262144-WORD BY 9-BIT)CMOS STATIC RAM

**MH25609ATN**

**AC SWITCHING CHARACTERISTICS** ( $T_a = 0\sim 70^\circ\text{C}$ ,  $V_{cc} = 5V \pm 10\%$ , unless otherwise noted)

**Test condition**

Input pulse level..... $V_{IH} = 3.2V$ ,  $V_{IL} = 0V$

Input rise and fall time.....5ns

Reference level..... $V_{OH} = V_{OL} = 1.5V$

Transition is measured  $\pm 500\text{mV}$  from steady state voltage (for  $t_{en}$ ,  $t_{dis}$ )

Output loads (Fig. 1)..... $C_L = 30\text{pF}$

$C_L = 5\text{pF}$  (for  $t_{en}$ ,  $t_{dis}$ )




Fig. 1 Output load

**SWITCHING CHARACTERISTICS** ( $T_a = 0\sim 70^\circ\text{C}$ ,  $V_{cc} = 5V \pm 10\%$ , unless otherwise noted)

**Read cycle**

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$t_{CR}$	Read cycle time	100			ns
$t_{a(A)}$	Address access time			100	ns
$t_{a(S1)}$	Chip select 1 access time			100	ns
$t_{a(S2)}$	Chip select 2 access time			100	ns
$t_{a(OE)}$	Output enable access time			55	ns
$t_{dis(S1)}$	Output disable time after $\overline{S1}$ high			45	ns
$t_{dis(S2)}$	Output disable time after $\overline{S2}$ low			45	ns
$t_{dis(OE)}$	Output disable time after $\overline{OE}$ high			30	ns
$t_{en(S1)}$	Output enable time after $\overline{S1}$ low	10			ns
$t_{en(S2)}$	Output enable time after $\overline{S2}$ high	10			ns
$t_{en(OE)}$	Output enable time after $\overline{OE}$ low	5			ns
$t_{V(A)}$	Data valid time after address charge	10			ns

**TIMING REQUIREMENTS** ( $T_a = 0\sim 70^\circ\text{C}$ ,  $V_{cc} = 5V \pm 10\%$ , unless otherwise noted)

**Write cycle**


Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$t_{CW}$	Write cycle time	100			ns
$t_{W(W)}$	Write pulse width	65			ns
$t_{su(A)}$	Address set up time	0			ns
$t_{su(S1)}$	Chip select 1 set up time	85			ns
$t_{su(S2)}$	Chip select 2 set up time	85			ns
$t_{su(D)}$	Data set up time	35			ns
$t_{h(D)}$	Data hold time	0			ns
$t_{rec(W)}$	Write recovery time	0			ns
$t_{dis(W)}$	Output disable time after $\overline{W}$ low			30	ns
$t_{dis(OE)}$	Output disable time after $\overline{OE}$ high			30	ns
$t_{en(W)}$	Output enable time after $\overline{W}$ high	5			ns
$t_{en(OE)}$	Output enable time after $\overline{OE}$ low	5			ns

**MH25609ATN**


**2359296-BIT  
(262144-WORD BY 9-BIT)CMOS STATIC RAM**

**TIMING DIAGRAM**

**Read cycle**




**Write cycle ( $\overline{W}$  control)**



MH25609ATN

2359296-BIT  
(262144-WORD BY 9-BIT)CMOS STATIC RAM

Write cycle ( $\overline{S}$  control)



Note 3: Hatching indicates the state is don't care.

4: Writing is executed while S2 high overlaps  $\overline{S1}$  and  $\overline{W}$  low.

5: If  $\overline{W}$  goes low simultaneously with or prior to  $\overline{S1}$  low or S2 high, the output remains in the high-impedance state.

6: Don't apply inverted pulse signal externally when DQ pin is in output mode.

**MH25609ATN**

**2359296-BIT**

**(262144-WORD BY 9-BIT)CMOS STATIC RAM**

**POWER DOWN CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power down supply voltage		2.0			V
$V_I(\overline{S1})$	Chip select input $\overline{S1}$	$2.2V \leq V_{CC(PD)}$	3.2			V
		$2V \leq V_{CC} \leq 2.2V$		$V_{CC(PD)}$		
$V_I(S2)$	Chip select input $S2$	$4.5V \leq V_{CC(PD)}$			0.8	V
		$V_{CC(PD)} < 4.5V$			0.2	
$I_{CC(PD)}$	Power down supply current	$V_{CC} = 3V$ , $S2 \leq 0.2V$ or $\overline{S1} \geq V_{CC} - 0.2V$ $V_{CC} = 0.2V$ , $S2 \geq V_{CC} - 0.2V$ Other inputs = $0 \sim 3V$			150	$\mu\text{A}$


Note 7: When  $\overline{S1}$  is operated at 2.2V ( $V_{IH\ min}$ ) and the supply voltage is between 4.5V and 2.4V, supply current is defined as  $I_{CC3}$ .

**TIMING REQUIREMENTS** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su(PD)}$	Power down setup time		0			ns
$t_{rec(PD)}$	Power down recovery time		5			ms

**POWER DOWN CHARACTERISTICS**

**$\overline{S1}$  control**



**$S2$  control**

