

High Frequency Clock Oscillator

EG - 2001CA

Preliminary

- Generates high frequency clock from a high stability SAW (surface acoustic wave) resonator.
- Very low jitter / low phase noise.
- High oscillation stability through fundamental mode resonance.
- Low operating voltage, Typical =3.3V.
- Small SMD in 7x5mm,1.2mm height, ceramic package.

Specifications

1. Absolute Maximum Ratings

Item	Symbol	Min.	Typ.	Max.	Unit	Condition	
Maximum supply voltage	VDD	- 0.5		7.0	V		
Maximum input voltage	VIN	- 0.5		V _{DD} +0.5	V		
Storage Temperature	TSTG	- 55		+ 100	°C	Stored as bare product	
Soldering condition	TSOL	Twice at under + 260 °C within 10 s					

2. Operating Conditions

Item	Symbol	Min.	Typ.	Max.	Unit	Condition
Operating voltage	VDD	3.0	3.3	3.6	V	
Input voltage	VIN	GND		V _{DD}	V	
Operating Temperature	TOPR	0		+ 70	°C	
Output load condition	CL			25	pF	(f ₀ ≤ 135.000 MHz)
				15	pF	(f ₀ ≥ 135.001 MHz)

3. Frequency Characteristics

Item	Symbol	Min.	Typ.	Max.	Unit	Condition
Output frequency range	f ₀	106.250		166.000	MHz	V _{DD} = 3.0 V to 3.6 V
Frequency stability[×10 ⁻⁶]	Δ f / f ₀	- 100		+ 100	-	T _a = 0 °C to + 70 °C

*Note 1 : Frequency stability is including calibration tolerance, reflow soldering drift, operating temperature range (T_a), operating voltage range, load change (CL) and 10 years Aging.


*Note 2 : Please contact to EPSON about Standard Frequency.

4. Characteristics

Item	Symbol	Min.	Typ.	Max.	Unit	Condition
Current consumption	I _{DD1}		27	50	mA	f _o = 125 MHz , No Load
OE input voltage	V _{IH}	70% V _{DD}			V	
	V _{IL}			30% V _{DD}	V	
OE input current	I _{IH}			5	μA	OE = V _{DD}
	I _{IL}			10	μA	OE =GND
Duty	tw / t	45		55	%	50%V _{DD} , CL ≤ Max.pF
		40		60		1.4 V Level, CL ≤ Max.pF
Output voltage	V _{OH}	V _{DD} -0.4			V	I _{OH} = -8mA
	V _{OL}			0.4	V	I _{OL} = 8mA
Output rise time	tr			2.0	ns	20% to 80%V _{DD} ,CL ≤ Max.pF
				1.0		0.8 V to 2.0 V, CL ≤ Max.pF
Output fall time	tf			2.0	ns	80% to 20%V _{DD} ,CL ≤ Max.pF
				1.0		2.0 V to 0.8 V, CL ≤ Max.pF
Oscillation start up time	t _{OSC}			10	ms	t=0 at V _{DD} = 3.0 V
Accumulative Jitter	t _{jacc}		3	4	ps	rms , f _o = 125 MHz
Absolute Jitter	t _{jab}		25	40	ps	Peak to peak , f _o = 125 MHz
SSB phase noise	f _{CN}		-105		dBc/Hz	1 kHz offset
			-115			10 kHz offset
			-120			100 kHz offset

*Note 1 : Please place a 0.01 to 0.1 μF capacitor closely between V_{DD} and GND to obtain stable operation and protect against power line ripple.

5. External Dimensions (Unit : mm)



■ Numbering Information

E 125.000 H
A B C


A : Symbol B : Output Frequency (MHz) C : Design Code

1PC 924A
D E

D : Parts Name E : Product number

Part Numbering System

Ultra Low Jitter - SAW Oscillator



EPSON

EPSON ELECTRONICS AMERICA, INC.

