





Logic Diagram

FEATURES:

- 3.3V low voltage operation 128K x 8 Bit EEPROM
- RAD-PAK® radiation-hardened against natural space radiation
- Total dose hardness:
 - > 100 krad (Si), depending upon space mission
- Excellent Single Event Effects:
 - $SEL_{TH} > 84 \text{ MeV/mg/cm}^2$
 - $SEU_{TH} > 37 \text{ MeV/mg/cm}^2$ (read mode)
 - SEU saturated cross section = $3E-6 \text{ cm}^2$ (read mode)
 - $SEU_{TH} = 11.4 \text{ MeV/mg/cm}^2$ (write mode)
 - SEU saturated cross section = $5E-3 \text{ cm}^2$ (write mode) with hard errors
- Package:
 - 32 Pin RAD-PAK® flat pack
 - 32 Pin RAD-PAK® DIP
 - JEDEC-approved byte-wide pinout
- Address Access Time:
 - 200, 250 ns Access times available
- High endurance:
 - 10,000 erase/write (in Page Mode), 10-year data retention
- Page write mode:
 - 1 to 128 bytes
- Automatic programming
 - 15 ms automatic page/byte write
- Low power dissipation
 - 20 mW/MHz active current (typ.)
 - 72 μW standby (maximum)

DESCRIPTION:

Maxwell Technologies' 28LV011 high density, 3.3V, 1 Megabit EEPROM microcircuit features a greater than 100 krad (Si) total dose tolerance, depending upon space mission. The 28LV011 is capable of in-system electrical Byte and Page programmability. It has a 128-Byte Page Programming function to make its erase and write operations faster. It also features Data Polling and a Ready/Busy signal to indicate the completion of erase and programming operations. In the 28LV011, hardware data protection is provided with the RES pin, in addition to noise protection on the WE signal and write inhibit on power on and off. Meanwhile, software data protection is implemented using the JEDEC-optional Standard algorithm. The 28LV011 is designed for high reliability in the most demanding space applications.

Maxwell Technologies' patented RAD-PAK® packaging technology incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, RAD-PAK® provides greater than 100 krad (Si) radiation dose tolerance. This product is available with screening up to Class S.

Note: The recommended form of data protection during power on/off is to hold the RES pin to V_{SS} during power up and power down. This may be accompanied by connecting the RES pin to the CPU reset line. Failure to provide adequate protection during power on/off may result in lost or modified data.

TABLE 1. 28LV011A PINOUT DESCRIPTION

PIN	SYMBOL	DESCRIPTION
12-5, 27, 26, 23, 25, 4, 28, 3, 31, 2	A0-A16	Address
13-15, 17-21	I/O0 - I/O7	Input/Output
24	$\overline{OE}$	Output Enable
22	$\overline{CE}$	Chip Enable
29	$\overline{WE}$	Write Enable
32	V _{CC}	Power Supply
16	V _{SS}	Ground
1	RDY/ $\overline{BUSY}$	Ready/Busy
30	$\overline{RES}$	Reset

TABLE 2. 28LV011 ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	MAX	UNIT
Supply Voltage (Relative to V _{SS})	V _{CC}	-0.6	7.0	V
Input Voltage (Relative to V _{SS})	V _{IN}	-0.5 ¹	7.0	V
Operating Temperature Range	T _{OPR}	-55	125	°C
Storage Temperature Range	T _{STG}	-65	150	°C

1. V_{IN} min = -3.0 V for pulse width ≤ 50 ns.

TABLE 3. DELTA LIMITS

PARAMETER	VARIATION
I _{CC1}	±10%
I _{CC2}	±10%
I _{CC3A}	±10%
I _{CC3B}	±10%

TABLE 4. 28LV011 RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	MAX	UNIT
Supply Voltage	V_{CC}	3.0	3.6	V
Input Voltage	V_{IL} V_{IH} $\overline{RES_PIN}$	-0.3 ¹ 2.0 ² $V_{CC}-0.5$	0.8 $V_{CC}+0.3$ $V_{CC}+1$	V
Operating Temperature Range	T_{OPR}	-55	+125	°C

1. V_{IL} min = -1.0 V for pulse width ≤ 50 ns.2. V_{IH} min = 2.2 V for $V_{CC} = 3.6$ V.

TABLE 5. 28LV011 CAPACITANCE

 $(T_A = 25^\circ\text{C}, F = 1\text{MHz})$

PARAMETER	SYMBOL	MIN	MAX	UNIT
Input Capacitance: $V_{IN} = 0V$ ¹	C_{IN}	--	6	pF
Output Capacitance: $V_{OUT} = 0V$ ¹	C_{OUT}	--	12	pF

1. Guaranteed by design.

TABLE 6. 28LV011 DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 3.3V \pm 0.3, T_A = -55 \text{ TO } +125^\circ\text{C} \text{ UNLESS OTHERWISE SPECIFIED})$

PARAMETER	TEST CONDITIONS	SUBGROUPS	SYMBOL	MIN	MAX	UNIT
Input Leakage Current	$V_{CC} = 3.6V, V_{IN} = 3.6V$	1, 2, 3	I_{LI}	--	2	μA
Output Leakage Current	$V_{CC} = 3.6V, V_{OUT} = 3.6V/0.4V$	1, 2, 3	I_{LO}	--	2	μA
Standby V_{CC} Current	$\overline{CE} = V_{CC}$ $CE = V_{IH}$	1, 2, 3	I_{CC1} I_{CC2}	-- --	20 1	μA mA
Operating V_{CC} Current	$I_{OUT} = 0mA$, Duty = 100%, Cycle = 1 μs @ $V_{CC} = 3.3V$ $I_{OUT} = 0mA$, Duty = 100%, Cycle = 250 ns @ $V_{CC} = 3.3V$	1, 2, 3	I_{CC3}	-- --	6 15	mA
Input Voltage		1, 2, 3	V_{IL} V_{IH} V_H	-- 2.0 ¹ $V_{CC}-0.5$	0.8 -- --	V
Output Voltage	$I_{OL} = 2.1 mA$ $I_{OH} = -400 \mu A$	1, 2, 3	V_{OL} V_{OH}	-- $V_{CC} \times 0.8$	0.4 --	V

1. V_{IH} min = 2.2V for $V_{CC} = 3.6V$.

TABLE 7. 28LV011 AC CHARACTERISTICS FOR READ OPERATION¹(V_{CC} = 3.3V ± 10%, T_A = -55 to +125 °C UNLESS OTHERWISE SPECIFIED)

PARAMETER	TEST CONDITIONS	SUBGROUPS	SYMBOL	MIN	MAX	UNIT
Functional Test	Verify Truth Table	7, 8A, 8B	All			
Address Access Time -200 -250	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$	9, 10, 11	t _{ACC}	-- --	200 250	ns
Chip Enable Access Time -200 -250	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH}$	9, 10, 11	t _{CE}	-- --	200 250	ns
Output Enable Access Time -200 -250	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$	9, 10, 11	t _{OE}	0 0	110 120	ns
Output Hold to Address Change -200 -250	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$	9, 10, 11	t _{OH}	0 0	-- --	ns
Output Disable to High-Z ² -200 -250	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$ $\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$	9, 10, 11	t _{DF}	0 0	50 50	ns
Output Disable to High-Z -200 -250	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$ $\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$	9, 10, 11	t _{DFR}	0 0	300 350	ns
RES to Output Delay ³ -200 -250	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$	9, 10, 11	t _{RR}	0 0	525 550	ns

1. Test conditions: Input pulse levels - 0.4V to 2.4V; input rise and fall times < 20 ns; output load - 1 TTL gate + 100 pF (including scope and jig); reference levels for measuring timing - 0.8V/1.8V.
2. t_{DF} and t_{DFR} is defined as the time at which the output becomes an open circuit and data is no longer driven.
3. Guaranteed by design.

TABLE 8. 28LV011 AC ELECTRICAL CHARACTERISTICS FOR ERASE AND WRITE OPERATIONS

(V_{CC} = 3.3V ± 10%, T_A = -55 TO +125 °C UNLESS OTHERWISE SPECIFIED)

PARAMETER	SUBGROUPS	SYMBOL	MIN	MAX	UNIT
Address Setup Time -200 -250	9, 10, 11	t _{AS}	0 0	-- --	ns
Chip Enable to Write Setup Time ($\overline{\text{WE}}$ controlled) -200 -250	9, 10, 11	t _{CS}	0 0	-- --	ns
Write Pulse Width ($\overline{\text{CE}}$ controlled) -200 -250	9, 10, 11	t _{CW}	200 250	-- --	ns
Write Pulse Width ($\overline{\text{WE}}$ controlled) -200 -250	9, 10, 11	t _{WP}	200 250	-- --	ns
Address Hold Time -200 -250	9, 10, 11	t _{AH}	125 150	-- --	ns
Data Setup Time -200 -250	9, 10, 11	t _{DS}	100 100	-- --	ns
Data Hold Time -200 -250	9, 10, 11	t _{DH}	10 10	-- --	ns
Chip Enable Hold Time ($\overline{\text{WE}}$ controlled) -200 -250	9, 10, 11	t _{CH}	0 0	-- --	ns
Write Enable to Write Setup Time ($\overline{\text{CE}}$ controlled) -200 -250	9, 10, 11	t _{WS}	0 0	-- --	ns
Write Enable Hold Time ($\overline{\text{CE}}$ controlled) -200 -250	9, 10, 11	t _{WH}	0 0	-- --	ns
Output Enable to Write Setup Time -200 -250	9, 10, 11	t _{OES}	0 0	-- --	ns
Output Enable Hold Time -200 -250	9, 10, 11	t _{OEH}	0 0	-- --	ns
Write Cycle Time ^{1,2} -200 -250	9, 10, 11	t _{WC}	-- --	15 15	ms

TABLE 8. 28LV011 AC ELECTRICAL CHARACTERISTICS FOR ERASE AND WRITE OPERATIONS

(V_{CC} = 3.3V ± 10%, T_A = -55 to +125 °C UNLESS OTHERWISE SPECIFIED)

PARAMETER	SUBGROUPS	SYMBOL	MIN	MAX	UNIT
Byte Load Cycle -200 -250	9, 10, 11	t _{BLC}	1 1	30 30	μs
Data Latch Time ² -200 -250	9, 10, 11	t _{DL}	700 750	-- --	ns
Byte Load Window ² -200 -250	9, 10, 11	t _{BL}	100 100	-- --	μs
Time to Device Busy -200 -250	9, 10, 11	t _{DB}	100 120	-- --	ns
Write Start Time -200 -250	9, 10, 11	t _{DW}	250 250	-- --	ns
RES to Write Setup Time ² -200 -250	9, 10, 11	t _{RP}	100 100	-- --	μs
V _{CC} to RES Setup Time ² -200 -250	9, 10, 11	t _{RES}	1 1	-- --	μs

1. t_{WC} must be longer than this value unless polling techniques or RDY/ $\overline{\text{BSY}}$ are used. This device automatically completes the internal write operation within this value.
2. Guaranteed by design.

TABLE 9. 28LV011 MODE SELECTION^{1,2}

MODE	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	$\overline{\text{RES}}$	RDY/ $\overline{\text{BUSY}}$	I/O
Read	V _{IL}	V _{IL}	V _{IH}	V _H	High-Z	D _{OUT}
Standby	V _{IH}	X	X	X	High-Z	High-Z
Write	V _{IL}	V _{IH}	V _{IL}	V _H	High-Z --> V _{OL}	D _{IN}
Deselect	V _{IL}	V _{IH}	V _{IH}	V _H	High-Z	High-Z
Write Inhibit	X	X	V _{IH}	X	--	--
	X	V _{IL}	X	X	--	--
Data Polling	V _{IL}	V _{IL}	V _{IH}	V _H	V _{OL}	Data Out (I/O7)
Program	X	X	X	V _{IL}	High-Z	High-Z

1. X = Don't care.
2. Refer to the recommended DC operating conditions.

FIGURE 1. READ TIMING WAVEFORM





FIGURE 2. BYTE WRITE TIMING WAVEFORM(1) ($\overline{\text{WE}}$ CONTROLLED)


FIGURE 3. BYTE WRITE TIMING WAVEFORM (2) ($\overline{\text{CE}}$ CONTROLLED)


FIGURE 4. PAGE WRITE TIMING WAVEFORM(1) ($\overline{\text{WE}}$ CONTROLLED)

FIGURE 5. PAGE WRITE TIMING WAVEFORM(2) ($\overline{\text{CE}}$ CONTROLLED)





FIGURE 6. SOFTWARE DATA PROTECTION TIMING WAVEFORM(1) (IN PROTECTION MODE)



Timing diagram for the 74VHC595 shift register. The diagram shows the relationship between the control signals (V_{CC} , $\overline{CE}$, $\overline{WE}$) and the output data. The shift phase is divided into two parts: a first shift phase (t_{WC}) and a second shift phase. The output data is shown as a sequence of bits: 5555, AAAA or 2AAA, 5555, 5555, AAAA or 2AAA, 5555. The output data is shown as a sequence of bits: AA, 55, 80, AA, 55, 20.

FIGURE 9. TOGGLE BIT WAVEFORM




FIGURE 10. SEU SATURATED CROSS SECTION VALUES IN READ MODE





FIGURE 11. SEU SATURATED CROSS SECTION VALUES IN WRITE MODE



EEPROM APPLICATION NOTES

This application note describes the programming procedures for the EEPROM modules and with details of various techniques to preserve data protection.

Automatic Page Write

Page-mode write feature allows 1 to 128 bytes of data to be written into the EEPROM in a single write cycle, and allows the undefined data within 128 bytes to be written corresponding to the undefined address (A0 to A6). Loading the first byte of data, the data load window opens 30 μ s for the second byte. In the same manner each additional byte of data can be loaded within 30 μ s. In case $\overline{CE}$ and $\overline{WE}$ are kept high for 100s after data input, EEPROM enters erase and write mode automatically and only the input data are written into the EEPROM.

$\overline{WE}$ $\overline{CE}$ Pin Operation

During a write cycle, addresses are latched by the falling edge of $\overline{WE}$ or $\overline{CE}$, and data is latched by the rising edge of $\overline{WE}$ or $\overline{CE}$.

$\overline{Data}$ Polling


Data Polling function allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O 7 to indicate that the EEPROM is performing a write operation.

RDY/Busy Signal

RDY/Busy signal also allows a comparison operation to determine the status of the EEPROM. The RDY/Busy signal has high impedance except in write cycle and is lowered to V_{OL} after the first write signal. At the end of a write cycle, the RDY/Busy signal changes state to high impedance.

RES Signal

When RES is LOW, the EEPROM cannot be read and programmed. Therefore, data can be protected by keeping RES low when V_{CC} is switched. RES should be high during read and programming because it doesn't provide a latch function.




Data Protection

To protect the data during operation and power on/off, the EEPROM has the internal functions described below.


1. Data Protection against Noise of Control Pins ($\overline{CE}$, $\overline{OE}$, $\overline{WE}$) during Operation.

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake. To prevent this phenomenon, the EEPROM has a noise cancellation function that cuts noise if its width is 20 ns or less in programming mode. Be careful not to allow noise of a width of more than 20 ns on the control pins.




2. Data Protection at V_{CC} on/off

When V_{CC} is turned on or off, noise on the control pins generated by external circuits, such as CPUs, may turn the EEPROM to programming mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in unprogrammable state during V_{CC} on/off by using a CPU reset signal to RES pin.




$\overline{RES}$ should be kept at V_{SS} level when V_{CC} is turned on or off. The EEPROM breaks off programming operation when $\overline{RES}$ become low, programming operation doesn't finish correctly in case that $\overline{RES}$ falls low during programming operation. $\overline{RES}$ should be kept high for 10 ms after the last data input.





3. Software Data Protection

The software data protection function is to prevent unintentional programming caused by noise generated by external circuits. In software data protection mode, 3 bytes of data must be input before write data as follows. These bytes can switch the non-protection mode to the protection mode.



Software data protection mode can be canceled by inputting the following 6 bytes. Then, the EEPROM turns to the non-protection mode and can write data normally. However, when the data is input in the canceling cycle, the data cannot be written.





32-PIN RAD-PAK® FLAT PACKAGE

SYMBOL	DIMENSION		
	MIN	NOM	MAX
A	0.117	0.130	0.143
b	0.015	0.017	0.022
c	0.003	0.005	0.009
D	--	0.820	0.830
E	0.404	0.410	0.416
E1	--	--	0.440
E2	0.234	0.240	--
E3	0.030	0.085	--
e	0.050BSC		
L	0.350	0.370	0.390
Q	0.020	0.035	0.045
S1	0.005	0.027	--
N	32		

F32-01

Note: All dimensions in inches

Important Notice:

These data sheets are created using the chip manufacturers published specifications. Maxwell Technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization.

The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no responsibility for the use of this information.

Maxwell Technologies' products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies.

Any claim against Maxwell Technologies must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies' liability shall be limited to replacement of defective parts.

Product Ordering Options

