

# Monolithic 2-Channel FET Switch Driver

## FEATURES

- Complementary Outputs
- 150 ns Propagation Time
- 30 V Output Swing
- Current Source Coupling
- TTL Compatible

## BENEFITS

- Versatile
- Minimizes Switching Time
- Easily Interfaced

## APPLICATIONS

- Interfaces Low Level Signal to FET Switches
- TTL to CMOS
- TTL to PROM Logic Levels
- Double-throw Switch Control


## DESCRIPTION

The D139 is a dual low level to high level voltage translator with complementary outputs. Uses include bipolar to MOS logic interface and bipolar logic to FET analog switch control. The following characteristics of the input circuit provide an ideal interface to the common logic forms TTL, CMOS, and DTL: light loading (-1/3 TTL load) to "0" inputs, a 1.2 V trip point, and high input impedance with high breakdown to "1" inputs. The output can drive up to 30 V peak-to-peak into pure capacitive loads or moderate resistive loads. Current source coupling between the input and output and split

power supplies allow wide flexibility in the actual output voltage levels. Complementary outputs permit maximum application versatility, allowing functions such a double-throw analog switch control. A positive logic "1" at the input provides a "1" at  $\overline{OUT}$  and a "0" at  $\overline{OUT}$ .


The D139 is offered in 10-pin metal can, plus 14-pin PDIP, side braze and flat pack packages. Performance grades include military, A suffix (-55 to 125°C) and commercial, C suffix (0 to 70°C) temperature range.

## PIN CONFIGURATION



Order Number: D139AA /883


\*Common to Substrate and Case



Top View

Order Number:


Side Braze: D139AP/883  
Plastic: D139CJ



Order Number:

D139AL/883

## FUNCTIONAL BLOCK DIAGRAM



LOGIC	OUT	$\overline{\text{OUT}}$
0	V-	V+
1	V+	V-

Logic "0"  $\leq 0.8$  V  
 Logic "1"  $\geq 2.0$  V

## ABSOLUTE MAXIMUM RATINGS

V+ to V-	36 V
V+ to V <sub>R</sub>	36 V
V+ to V <sub>O</sub>	36 V
V <sub>L</sub> to V <sub>R</sub>	8 V
V <sub>IN</sub> to V <sub>R</sub>	8 V
V <sub>R</sub> to V-	36 V
V <sub>L</sub> to V-	36 V
V <sub>O</sub> to V-	36 V
V <sub>L</sub> to V <sub>IN</sub>	8 V
CURRENT, (Any Terminal) DC	12 mA
Peak Current (Any Terminal) (200 $\mu$ s pulse width, 100 pps)	100 mA

Operating Temperature (A Suffix)	-55 to 125°C
(C Suffix)	0 to 70°C
Storage Temperature (A Suffix)	-65 to 150°C
(C Suffix)	-65 to 125°C
Power Dissipation* (L Package)**	900 mW
(P Package)***	825 mW
(A Package)****	450 mW
Thermal Resistance ( $\theta_{JA}$ , J Package)	0.16°C/mW

\* All leads soldered or welded to PC board.  
 \*\* Derate 10 mW/°C above 75°C.  
 \*\*\* Derate 11 mW/°C above 75°C.  
 \*\*\*\* Derate 6 mW/°C above 25°C.

## ELECTRICAL CHARACTERISTICS<sup>a</sup>

PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V+ = 10 V, V <sub>L</sub> = 5 V V- = -20 V, V <sub>R</sub> = 0 V	LIMITS						UNIT	
			1=25°C 2=125, 70°C 3=-55, 0°C		A SUFFIX -55 to 125°C		C SUFFIX 0 to 70°C			
			TEMP	TYP <sup>d</sup>	MIN <sup>b</sup>	MAX <sup>b</sup>	MIN <sup>b</sup>	MAX <sup>b</sup>		
<b>OUTPUT</b>										
Output Voltage HIGH V+ to V <sub>O</sub>	V <sub>OH</sub> , V <sub>OH</sub>	V <sub>IH</sub> = 2 V for V <sub>OH</sub>	I <sub>OUT</sub> = -10 $\mu$ A	1 2 3	0.6		0.9 0.7 1.1		0.9 0.7 1.1	V
			I <sub>OUT</sub> = -2 mA	1,2,3	0.82		1.5		1.5	
Output Voltage LOW V <sub>O</sub> to V-	V <sub>OL</sub> , V <sub>OL</sub>	V <sub>IL</sub> = 0.8 for V <sub>OL</sub>	I <sub>OUT</sub> = 10 $\mu$ A	1 2 3	0.52		1.1 0.9 1.3		1.1 0.9 1.3	
			I <sub>OUT</sub> = 2 mA	1,2,3			1.5		1.5	
<b>INPUT</b>										
Input Current Voltage HIGH	I <sub>INH</sub>	V <sub>IN</sub> = 5 V	1 2	0.003		10 20		10 20	$\mu$ A	
Input Current Voltage LOW	I <sub>INL</sub>	V <sub>IN</sub> = 0 V	1,2 3	-18	-500 -600		-500 -600			

ELECTRICAL CHARACTERISTICS <sup>a</sup>									
PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V <sub>+</sub> = 10 V, V <sub>L</sub> = 5 V V <sub>-</sub> = -20 V, V <sub>R</sub> = 0 V	LIMITS						UNIT
			1=25°C		A SUFFIX -55 to 125°C		C SUFFIX 0 to 70°C		
			TEMP	TYP <sup>d</sup>	MIN <sup>b</sup>	MAX <sup>b</sup>	MIN <sup>b</sup>	MAX <sup>b</sup>	
<b>DYNAMIC</b>									
Switching Time LOW to High, Delay Plus Rise Time	t <sub>(+)</sub>	See Switching Time Test Circuit C <sub>L</sub> = 35 pF	1	65		170		170	ns
Switching Time HIGH to Low, Delay Plus Fall Time	t <sub>(-)</sub>		1	90		200		200	
<b>SUPPLY</b>									
Positive Supply Current	I <sub>+</sub>	V <sub>IN</sub> = 0 or 5 V	1	0.01		0.1		0.1	mA
Logic Supply Current	I <sub>L</sub>		1	2.2		4		4	
Negative Supply Current	I <sub>-</sub>		1	-1.6	-3		-3		
Reference Supply Current Input Voltage HIGH	I <sub>RH</sub>	V <sub>IN1</sub> = V <sub>N2</sub> = 5 V	1	-0.66	-1.6		-1.6		
Reference Supply Current Input Voltage LOW	I <sub>RL</sub>	V <sub>IN1</sub> = V <sub>N2</sub> = 0 V	1	-0.63	-1.1		-1.1		

**NOTES:**

- a. Refer to PROCESS OPTION FLOWCHART for additional information.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- c. Guaranteed by design, not subject to production test.
- d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- e. All dc parameters are 100% tested at 25°C. Lots are sample-tested for ac parameters and HIGH and LOW temperature limits to assure conformance with specifications.

**DIE TOPOGRAPHY**

9 10A11  
20X  
A

Pad No.	Function
3	Out 1
4	Out 1
5	Input 1
6	V+
7	VL
8	VR
9	V- (Substrate)
10	Input 2
11	Out 2
12	Out 2

**CMOA**

4 Diodes	4 P-channel enhancement MOSFET
4 Capacitors	10 PNP Bipolar Transistors
11 Resistors	12 NPN Bipolar Transistors

## SWITCHING TIME TEST CIRCUIT

