

MOS INTEGRATED CIRCUIT

MC-422000A32

2 M-WORD BY 32-BIT DYNAMIC RAM MODULE FAST PAGE MODE

Description

The MC-422000A32 is a 2,097,152 words by 32 bits dynamic RAM module on which 16 pieces of 4 M DRAM: μ PD424400 are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

Features

- 2,097,152 words by 32 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-422000A32-60	60 ns	110 ns	4,290 mW	88 mW (CMOS level input)
MC-422000A32-70	70 ns	130 ns	3,850 mW	
MC-422000A32-80	80 ns	160 ns	3,850 mW	
MC-422000A32-10	100 ns	190 ns	3,850 mW	

- 1,024 refresh cycles/16 ms
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh
- 72-pin single in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V \pm 0.5 V power supply
- Access time can be distinguished with characteristics of PD-pins (PD0 to PD3)


The information in this document is subject to change without notice.

Ordering Information

Part number	Access time (MAX.)	Package	Mounted devices
MC-422000A32B-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Solder coating (HAL)	16 pieces of μ PD424400LA (300 mil SOJ) [Double side]
MC-422000A32B-70	70 ns		
MC-422000A32B-80	80 ns		
MC-422000A32B-10	100 ns		
MC-422000A32F-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Gold plating	
MC-422000A32F-70	70 ns		
MC-422000A32F-80	80 ns		
MC-422000A32F-10	100 ns		

Pin Configuration

72-pin Single In-line Memory Module Socket Type (Edge connector: Solder coating, Gold plating)




- A0 - A9 : Address Inputs
- I/O0 - I/O31 : Data Inputs/Outputs
- CAS0 - CAS3 : Column Address Strobe
- RAS0 - RAS3 : Row Address Strobe
- WE : Write Enable
- Vcc : Power Supply
- GND : Ground
- NC : No connection

The internal connection of PD pins (PD0 to PD3) depends on access time.

Pin Name	Pin No.	Access Time			
		60 ns	70 ns	80 ns	100 ns
PD0	67	NC	NC	NC	NC
PD1	68	NC	NC	NC	NC
PD2	69	NC	GND	NC	GND
PD3	70	NC	NC	GND	GND

Block Diagram



Electrical Specifications Notes 1, 2

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V _r		-1.0 to +7.0	V
Supply voltage	V _{cc}		-1.0 to +7.0	V
Output current	I _o		50	mA
Power dissipation	P _o		16	W
Operating ambient temperature	T _A		0 to +70	°C
Storage temperature	T _{stg}		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V _{cc}		4.5	5.0	5.5	V
High level input voltage	V _{IH}		2.4		V _{cc} + 1.0	V
Low level input voltage	V _{IL}		-1.0		+0.8	V
Operating ambient temperature	T _A		0		70	°C

Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C _{i1}	A0 - A9			121	pF
	C _{i2}	\overline{WE}			137	
	C _{i3}	$\overline{RAS0} - \overline{RAS3}$			48	
	C _{i4}	$\overline{CAS0} - \overline{CAS3}$			48	
Data Input/Output capacitance	C _{iO}	I/O0 - I/O31			29	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I _{CC1}	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}(\text{MIN})}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	780	mA	3, 4, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	700		
			$t_{\text{RAC}} = 80 \text{ ns}$	700		
			$t_{\text{RAC}} = 100 \text{ ns}$	700		
Standby current	I _{CC2}	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}(\text{MIN})}$ $I_o = 0 \text{ mA}$		32	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ $I_o = 0 \text{ mA}$		16		
$\overline{\text{RAS}}$ only refresh current	I _{CC3}	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}(\text{MIN})}$ $t_{\text{RC}} = t_{\text{RC}(\text{MIN})}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	780	mA	3, 4, 5, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	700		
			$t_{\text{RAC}} = 80 \text{ ns}$	700		
			$t_{\text{RAC}} = 100 \text{ ns}$	700		
Operating current (Fast page mode)	I _{CC4}	$\overline{\text{RAS}} \leq V_{\text{IL}(\text{MAX})}$, $\overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC}(\text{MIN})}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	620	mA	3, 4, 6
			$t_{\text{RAC}} = 70 \text{ ns}$	540		
			$t_{\text{RAC}} = 80 \text{ ns}$	540		
			$t_{\text{RAC}} = 100 \text{ ns}$	540		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I _{CC5}	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}(\text{MIN})}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	780	mA	3, 4
			$t_{\text{RAC}} = 70 \text{ ns}$	700		
			$t_{\text{RAC}} = 80 \text{ ns}$	700		
			$t_{\text{RAC}} = 100 \text{ ns}$	700		
Input leakage current	I _{I(L)}	$V_i = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	-10	+10	μA	
Output leakage current	I _{O(L)}	$V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10	+10	μA	
High level output voltage	V _{OH}	$I_o = -5.0 \text{ mA}$	2.4		V	
Low level output voltage	V _{OL}	$I_o = +4.2 \text{ mA}$		0.4	V	


AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9

Parameter	Symbol	t _{TRAC} = 60 ns		t _{TRAC} = 70 ns		t _{TRAC} = 80 ns		t _{TRAC} = 100 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	t _{TRC}	110		130		160		190		ns	
Fast Page Mode Cycle Time	t _{TPC}	40		45		50		60		ns	
Access Time from $\overline{\text{RAS}}$	t _{TRAC}		60		70		80		100	ns	10, 11
Access Time from $\overline{\text{CAS}}$	t _{TCAC}		15		20		20		25	ns	10, 11
Access Time Column Address	t _{TAA}		30		35		40		50	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	t _{TACP}		35		40		45		55	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{TRAD}	15	30	15	35	17	40	17	50	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t _{ICLZ}	0		0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	t _{TOFF}	0	15	0	15	0	20	0	25	ns	12
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t _{TRP}	40		50		70		80		ns	
$\overline{\text{RAS}}$ Pulse Width	t _{TRAS}	60	10,000	70	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t _{TRASP}	60	125,000	70	125,000	80	125,000	100	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	t _{TRSH}	15		20		20		25		ns	
$\overline{\text{CAS}}$ Pulse Width	t _{TCAS}	15	10,000	20	10,000	20	10,000	25	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t _{TCSH}	60		70		80		100		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t _{TRCD}	20	45	20	50	25	60	25	75	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t _{TCRP}	10		10		10		10		ns	13
$\overline{\text{CAS}}$ Precharge Time	t _{TCPN}	10		10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t _{TCP}	10		10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t _{TRPC}	10		10		10		10		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{TRHCP}	35		40		45		55		ns	
Row Address Setup Time	t _{TASR}	0		0		0		0		ns	
Row Address Hold Time	t _{TRAH}	10		10		12		12		ns	
Column Address Setup Time	t _{TASC}	0		0		0		0		ns	
Column Address Hold Time	t _{TCAH}	15		15		15		20		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t _{TRAL}	30		35		40		50		ns	
Read Command Setup Time	t _{TRCS}	0		0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t _{TRRH}	0		0		10		10		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{TRCH}	0		0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t _{TWCH}	15		15		15		20		ns	15
Data-in Setup Time	t _{TDS}	0		0		0		0		ns	16
Data-in Hold Time	t _{TDH}	15		15		15		20		ns	16
Write Command Setup Time	t _{TWCS}	0		0		0		0		ns	17
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t _{TCSR}	10		10		10		10		ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t _{TCHR}	10		10		15		20		ns	
$\overline{\text{WE}}$ Setup Time	t _{TWSR}	0		0		10		10		ns	
$\overline{\text{WE}}$ Hold Time	t _{TWHR}	10		10		15		20		ns	
Refresh Time	t _{TREF}		16		16		16		16	ms	


Notes

1. All voltages are referenced to GND.
2. After power up ($V_{CC} \geq V_{CC(MIN)}$), wait more than $100 \mu s$ (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.
3. t_{CC1} , t_{CC3} , t_{CC4} and t_{CC5} depend on cycle rates (t_{RC} and t_{FC}).
4. Specified values are obtained with outputs unloaded.
5. t_{CC3} is measured assuming that all column address inputs are held at either high or low.
6. t_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.
7. t_{CC1} and t_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(MAX)}$ and $\overline{CAS} \geq V_{IH(MIN)}$.
8. AC measurements assume $t_r = 5 ns$.
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification




10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from \overline{RAS}
$t_{RAD} \leq t_{RAD(MAX)}$ and $t_{RCD} \leq t_{RCD(MAX)}$	$t_{RAC(MAX)}$	$t_{RAC(MAX)}$
$t_{RAD} > t_{RAD(MAX)}$ and $t_{RCD} \leq t_{RCD(MAX)}$	$t_{AA(MAX)}$	$t_{RAD} + t_{AA(MAX)}$
$t_{RCD} > t_{RCD(MAX)}$	$t_{CAC(MAX)}$	$t_{RCD} + t_{CAC(MAX)}$

$t_{RAD(MAX)}$ and $t_{RCD(MAX)}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \geq t_{RAD(MAX)}$ and $t_{RCD} \geq t_{RCD(MAX)}$ will not cause any operation problems.

11. Output load condition



- 12. $t_{OFF (MAX)}$ defines the time at which the output achieves the condition of Hi-Z and are not referenced to V_{OH} or V_{OL} .
- 13. $t_{CRP (MIN)}$ requirements should be applied to $\overline{RAS}/\overline{CAS}$ cycles.
- 14. Either $t_{RCH (MIN)}$ or $t_{RRH (MIN)}$ should be met in read cycles.
- 15. In early write cycles, $t_{WCH (MIN)}$ should be met.
- 16. $t_{DS (MIN)}$ and $t_{DH (MIN)}$ are referenced to the \overline{CAS} falling edge in early write cycles.
- 17. If $t_{WCS} \geq t_{WCS (MIN)}$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.



Timing Chart

Please refer to Timing Chart 10, page 479.

Package Drawing

[MC-422000A32B, 422000A32F]

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)



M72B-50A22-1

ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19	3.984
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	25.4	1.000
N	9.0 MAX.	0.355 MAX.
P	R 2.0	R 0.079
S	∅3.18	∅0.125
T	1.27 ^{+0.11} _{-0.08}	0.050±0.004
U	6.5 MIN.	0.255 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	2.54 MIN.	0.100 MIN.
Y	3.75 MIN.	0.147 MIN.