

# HM514101 Series

4,194,304-Word x 1-Bit Dynamic Random Access Memory

## DESCRIPTION

The Hitachi HM514101 is a CMOS dynamic RAM organized 4,194,304 word x 1-bit. HM514101 has realized higher density, higher performance and various functions by employing 0.8  $\mu\text{m}$  CMOS process technology and some new CMOS circuit design technologies. The HM514101 offers Nibble Mode as a high speed access mode.

Multiplexed address input permits the HM514101 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

## FEATURES

- Single 5V ( $\pm 10\%$ )
- High Speed  
Access Time ..... 80 ns/100 ns/120 ns (max)
- Low Power Dissipation  
Active Mode ..... 495 mW/440 mW/385 mW (max)  
Standby Mode ..... 11 mW (max)
- Nibble Mode Capability
- 1,024 Refresh Cycles ..... (16 ms)
- 3 Variations of Refresh  
RAS Only Refresh  
CAS Before RAS Refresh  
Hidden Refresh
- Test Function


## ORDERING INFORMATION

Part No.	Access Time	Package
HM514101JP-8	80 ns	350 mil 20-pin Plastic SOJ
HM514101JP-10	100 ns	(CP-20DA)
HM514101JP-12	120 ns	
HM514101ZP-8	80 ns	400 mil 20-pin Plastic ZIP
HM514101ZP-10	100 ns	(ZP-20)
HM514101ZP-12	120 ns	

## PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>10</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
D <sub>in</sub>	Data-in
D <sub>out</sub>	Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
V <sub>CC</sub>	Power (+ 5V)
V <sub>SS</sub>	Ground


### HM514101JP Series



30CP20DA

(CP-20DA)

### HM514101ZP Series




30ZP20

(ZP-20)

## PIN OUT


### HM514101JP Series



0066-1

(Top View)

### HM514101ZP Series



0066-2

(Bottom View)



### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to $V_{SS}$	$V_T$	-1.0 to +7.0	V
Supply Voltage Relative to $V_{SS}$	$V_{CC}$	-1.0 to +7.0	V
Short Circuit Output Current	$I_{out}$	50	mA
Power Dissipation	$P_T$	1.0	W
Operating Temperature	$T_{opr}$	0 to +70	°C
Storage Temperature	$T_{stg}$	-55 to +125	°C

### ■ ELECTRICAL CHARACTERISTICS

#### ● Recommended DC Operating Conditions ( $T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V	1
Input High Voltage	$V_{IH}$	2.4	—	6.5	V	1
Input Low Voltage	$V_{IL}$	-2.0	—	0.8	V	1

Note: 1. All voltage referenced to  $V_{SS}$ .

#### ● DC Electrical Characteristics ( $T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	$I_{CC1}$	—	90	—	80	—	70	mA	$\overline{RAS}$ , $\overline{CAS}$ Cycling $t_{RC} = \text{Min}$	1, 2
Standby Current	$I_{CC2}$	—	2	—	2	—	2	mA	TTL Interface $\overline{RAS}$ , $\overline{CAS} = V_{IH}$ , $D_{out} = \text{High-Z}$	
		—	1	—	1	—	1	mA	CMOS Interface $\overline{RAS}$ , $\overline{CAS} \geq V_{CC} - 0.2V$ , $D_{out} = \text{High-Z}$	
$\overline{RAS}$ Only Refresh Current	$I_{CC3}$	—	90	—	80	—	70	mA	$t_{RC} = \text{Min}$	2
Standby Current	$I_{CC5}$	—	5	—	5	—	5	mA	$\overline{RAS} = V_{IH}$ , $\overline{CAS} = V_{IL}$ , $D_{out} = \text{Enable}$	1
$\overline{CAS}$ Before $\overline{RAS}$ Refresh Current	$I_{CC6}$	—	90	—	80	—	70	mA	$t_{RC} = \text{Min}$	
Nibble Mode Current	$I_{CC8}$	—	90	—	80	—	70	mA	$t_{NC} = \text{Min}$	1, 3
Input Leakage Current	$I_{LI}$	-10	10	-10	10	-10	10	$\mu A$	$0V \leq V_{in} \leq 7V$	
Output Leakage Current	$I_{LO}$	-10	10	-10	10	-10	10	$\mu A$	$0V \leq V_{out} \leq 7V$ , $D_{out} = \text{Disable}$	
Output High Voltage	$V_{OH}$	2.4	$V_{CC}$	2.4	$V_{CC}$	2.4	$V_{CC}$	V	High $I_{out} = -5$ mA	
Output Low Voltage	$V_{OL}$	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2$ mA	

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.

2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

#### ● Capacitance ( $T_A = 25^\circ C$ , $V_{CC} = 5V \pm 10\%$ )

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address, Data-in)	$C_{I1}$	—	5	pF	1
Input Capacitance (Clocks)	$C_{I2}$	—	7	pF	1
Output Capacitance (Data-out)	$C_O$	—	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable  $D_{out}$ .



• AC Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V)<sup>1, 12, 13</sup>

**Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)**

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	150	—	180	—	210	—	ns	
RAS Precharge Time	t <sub>RP</sub>	60	—	70	—	80	—	ns	
RAS Pulse Width	t <sub>RAS</sub>	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t <sub>CAS</sub>	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	—	0	—	0	—	ns	
Row Address Hold Time	t <sub>RAH</sub>	12	—	15	—	15	—	ns	
Column Address Setup Time	t <sub>ASC</sub>	0	—	0	—	0	—	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	—	20	—	25	—	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	22	55	25	75	25	90	ns	8
RAS Hold Time	t <sub>RSH</sub>	25	—	25	—	30	—	ns	
RAS to Column Address Delay Time	t <sub>RAD</sub>	17	40	20	55	20	65	ns	9
CAS Hold Time	t <sub>CSH</sub>	80	—	100	—	120	—	ns	
CAS to RAS Precharge Time	t <sub>CRP</sub>	5	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh Period	t <sub>REF</sub>	—	16	—	16	—	16	ms	

**Read Cycle**

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from RAS	t <sub>RAC</sub>	—	80	—	100	—	120	ns	2, 3, 14
Access Time from CAS	t <sub>CAC</sub>	—	25	—	25	—	30	ns	3, 4
Access Time from Address	t <sub>AA</sub>	—	40	—	45	—	55	ns	3, 5, 14
Read Command Setup Time	t <sub>RCS</sub>	0	—	0	—	0	—	ns	
Read Command Hold Time to CAS	t <sub>RCH</sub>	0	—	0	—	0	—	ns	
Read Command Hold Time to RAS	t <sub>RRH</sub>	10	—	10	—	10	—	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	40	—	45	—	55	—	ns	
Output Buffer Turn-off Time	t <sub>OFF</sub>	0	20	0	25	0	30	ns	6

**Write Cycle**

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t <sub>WCS</sub>	0	—	0	—	0	—	ns	10
Write Command Hold Time	t <sub>WCH</sub>	15	—	20	—	25	—	ns	
Write Command Pulse Width	t <sub>Wp</sub>	15	—	20	—	20	—	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	25	—	25	—	30	—	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	25	—	25	—	30	—	ns	
Data-in Setup Time	t <sub>DS</sub>	0	—	0	—	0	—	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	—	20	—	25	—	ns	11

**Read-Modify-Write Cycle**

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t <sub>RWC</sub>	180	—	210	—	245	—	ns	
RAS to WE Delay Time	t <sub>RWD</sub>	80	—	100	—	120	—	ns	10
CAS to WE Delay Time	t <sub>CWD</sub>	25	—	25	—	30	—	ns	10
Column Address to WE Delay Time	t <sub>AWD</sub>	40	—	45	—	55	—	ns	10



## Refresh Cycle

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t <sub>CSR</sub>	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t <sub>CHR</sub>	20	—	20	—	25	—	ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	—	10	—	10	—	ns	

## Nibble Mode Cycle

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Nibble Mode Access Time	t <sub>NAC</sub>	—	25	—	25	—	30	ns	
Nibble Mode Cycle Time	t <sub>NC</sub>	45	—	45	—	55	—	ns	
Nibble Mode CAS Precharge Time	t <sub>NCP</sub>	10	—	10	—	15	—	ns	
Nibble Mode CAS Pulse Width	t <sub>NCA</sub>	25	—	25	—	30	—	ns	
Nibble Mode RAS Hold Time	t <sub>NRSH</sub>	25	—	25	—	30	—	ns	

## Nibble Mode Read-Modify-Write Cycle

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Nibble Mode Read-Modify-Write Cycle Time	t <sub>NRWC</sub>	75	—	75	—	90	—	ns	
Nibble Mode Write Command to CAS Lead Time	t <sub>NCWL</sub>	25	—	25	—	30	—	ns	
Nibble Mode CAS to WE Delay Time	t <sub>NCWD</sub>	25	—	25	—	30	—	ns	

## Test Mode Cycle

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Test Mode WE Setup Time	t <sub>WS</sub>	0	—	0	—	0	—	ns	
Test Mode WE Hold Time	t <sub>WH</sub>	20	—	20	—	20	—	ns	

## Counter Test Cycle

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t <sub>CPT</sub>	40	—	50	—	60	—	ns	


- Notes:
1. AC measurements assume  $t_T = 5$  ns.
  2. Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$  and  $t_{RAD} \leq t_{RAD}(\text{max})$ . If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
  3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  4. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$  and  $t_{RAD} \leq t_{RAD}(\text{max})$ .
  5. Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$  and  $t_{RAD} \geq t_{RAD}(\text{max})$ .
  6.  $t_{OFF}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  7.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  8. Operation with the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met,  $t_{RCD}(\text{max})$  is specified as a reference point only, if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
  9. Operation with the  $t_{RAD}(\text{max})$  limit insures that  $t_{RCD}(\text{max})$  can be met,  $t_{RAD}(\text{max})$  is specified as a reference point only, if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{AA}$ .



10.  $t_{WCS}$ ,  $t_{RWd}$ ,  $t_{CWD}$  and  $t_{AWd}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWd} \geq t_{RWd}(\text{min})$ ,  $t_{CWD} \geq t_{CWD}(\text{min})$  and  $t_{AWd} \geq t_{AWd}(\text{min})$ , the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
11. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in an early write cycle and to  $\overline{\text{WE}}$  leading edge in a delayed write or a read-modify-write cycle.
12. An initial pause of 100  $\mu\text{s}$  is required after power up followed by a minimum of eight initialization cycles ( $\overline{\text{RAS}}$  only refresh cycle or  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles is required.
13. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—RA10, CA10 and CA0. This test mode operation can be performed by  $\overline{\text{WE}}$  and  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is  $D_{\text{out}}$  and data input pin is  $D_{\text{in}}$ . In order to end this test mode operation, perform a  $\overline{\text{RAS}}$  only refresh cycle or a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle.
14. In a test mode read cycle, the value of  $t_{\text{RAC}}$ ,  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$  and  $t_{\text{NAC}}$  is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

■ TIMING WAVEFORMS


• Read Cycle (1)




0066-3




• Early Write Cycle (2)




• Delayed Write Cycle (3)




• Read-Modify-Write Cycle (4)




•  $\overline{\text{RAS}}$  Only Refresh Cycle (5)




• Hidden Refresh Cycle (6)




•  $\overline{\text{CAS}}$  Before  $\overline{\text{RAS}}$  Refresh Cycle (7)




• Nibble Mode Read Cycle (8)



• Nibble Mode Early Write Cycle (9)



• Nibble Mode Delayed Write Cycle (10)




0066-13






• Test Mode Reset Cycle (2)


CAS Before RAS Refresh Cycle



RAS Only Refresh Cycle




• CAS Before RAS Refresh Counter Check Cycle (READ)



0066-19

• CAS Before RAS Refresh Counter Check Cycle (WRITE)









0066-20



T-90-20

Unit: mm (inch) Scale 3/2







• Dual-in-line Plastic



• Dual-in-line Plastic

HITACHI/ LOGIC/ARRAYS/MEM

Unit: mm (inch) Scale 3/2




• Dual-in-line Plastic

HITACHI/ LOGIC/ARRAYS/MEM


Unit: mm (inch) Scale 3/2

## • DP-28C




## • DP-28N


T-90-20



• ZP-20




• ZP-24




T-90-20

• ZP-28



• ZP-40




• Flat Package (J-bend Leads)

HITACHI/ LOGIC/ARRAYS/MEM


Unit: mm (inch) Scale 3/2

T-90-20


## • CP-20D




## • CP-20DA




## • CP-24D



## • CP-28D




## • CP-40D



**HITACHI**

• TSOP (Thin Small Outline Packag<sup>e</sup>) HITACHI/ LOGIC/ARRAYS/MEM Unit: mm (inch) Scale 3/2


• TFP-20DA




• TFP-20DAR



T-90-20



• TTP-20D



• TTP-20DR

