



8-Bit Parallel-To-Serial Converter

**ELECTRICALLY TESTED PER:
MIL-M-38510/30608**

The 54LS165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage. Parallel inputing occurs asynchronously when the Parallel Load or Shift Load (SL) input is LOW. With SL HIGH, serial shifting occurs on the rising edge of the clock; new data enters via the Serial Data (SI) input. The 2-input OR clock can be used to combine two independent clock sources, or one input can act as an active LOW clock enable.

Military 54LS165




AVAILABLE AS:

- 1) JAN: JM38510/30608BXA
- 2) SMD: 7700601
- 3) 883C: 54LS165/BXAJC

**X = CASE OUTLINE AS FOLLOWS:
PACKAGE: CERDIP: E
CERFLAT: F
LCC: 2**

***Call Factory for latest update**

CONNECTION DIAGRAM



PIN ASSIGNMENTS

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION A)
SHIFT LOAD	1	1	2	GND
CLK	2	2	3	VCC
E	3	3	4	VCC
F	4	4	5	VCC
G	5	5	7	VCC
H	6	6	8	VCC
QH	7	7	9	OPEN
GND	8	8	10	GND
QH	9	9	12	VCC
SERIAL IN	10	10	13	VCC
A	11	11	14	VCC
B	12	12	15	VCC
C	13	13	17	VCC
D	14	14	18	VCC
CLK INHIB	15	15	19	VCC
VCC	16	16	20	VCC

**BURN-IN CONDITIONS:
VCC = 5.0 V MIN/6.0 V MAX**

6


TRUTH TABLE

SL	CP		CONTENTS								RESPONSE
	1	2	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Q ₇	
L	X	X	A	B	C	D	E	F	G	H	Parallel Entry
H	L		SI	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Right Shift
H	H		Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Q ₇	No Change
H		L	SI	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Right Shift
H		H	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Q ₇	No Change


H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

54LS165

TEST CIRCUIT




SWITCHING WAVEFORMS



54LS165

SWITCHING WAVEFORMS



NOTES:

1. For t_{PHL2} measurement, internal output G must be set to a low and Q_H to a high prior to test.
2. For t_{PLH2} measurements, internal output G must be set to a high and Q_H to a low prior to test.
3. $R_L = 2.0$ k $\Omega \pm 5.0\%$.
4. $C_L = 50$ pF $\pm 10\%$, which includes probe and jig capacitance.
5. All pulse generators have the following characteristics:
 $Z_{out} \approx 50 \Omega$, $t_r = 6.0$ ns, $t_f = 6.0$ ns and PRR ≤ 1.0 MHz.
6. All diodes are 1N3064 or equivalent.
7. For f_{MAX} , Clock PRR = 25 MHz, $t_r = t_f = 6.0$ ns, $t_p = 20$ ns and $Z_{out} \approx 50 \Omega$; also, Serial data PRR = 12.5 MHz, $t_r = t_f = 6.0$ ns, $t_p = 40$ ns and $Z_{out} \approx 50 \Omega$.

54LS165

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+25°C		+125°C		-55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V _{OH}	Logical "1" Output Voltage	2.5		2.5		2.5		V	V _{CC} = 4.5 V, I _{OH} = -0.4 mA, V _{IN} = 2.0 V or 0.7 V, other inputs are open.
V _{OL}	Logical "0" Output Voltage		0.4		0.4		0.4	V	V _{CC} = 4.5 V, I _{OL} = 4.0 mA, V _{IN} = 0.7 V or 2.0 V, other inputs are open.
V _{IC}	Input Clamping Voltage		-1.5					V	V _{CC} = 4.5 V, I _{IN} = -18 mA, other inputs are open.
I _{IH}	Logical "1" Input Current		20		20		20	μA	V _{CC} = 5.5 V, V _{IH} = 2.7 V, other inputs are open.
I _{IHH}	Logical "1" Input Current		0.1		0.1		0.1	mA	V _{CC} = 5.5 V, V _{IHH} = 5.5 V, other inputs are open.
I _{IH(S/L)}	Logical "1" Input Current		60		60		60	μA	V _{CC} = 5.5 V, V _{IH} = 2.7 V, other inputs are open.
I _{IHH(S/L)}	Logical "1" Input Current		0.3		0.3		0.3	mA	V _{CC} = 5.5 V, V _{IHH} = 5.5 V, other inputs are open.
I _{IL(CLK)}	Logical "0" Input Current	-0.005	-0.72	-0.005	-0.72	-0.005	-0.72	mA	V _{CC} = 5.5 V, V _{IN} = 0.4 V, other inputs are open.
I _{IL}	Logical "0" Input Current	-0.12	-0.38	-0.12	-0.38	-0.12	-0.38	mA	V _{CC} = 5.5 V, V _{IN} = 0.4 V, other inputs are open, SHF:LD = GND.
I _{IL (SHF:LD)}	Logical "0" Input Current	-0.005	-0.72	-0.005	-0.72	-0.005	-0.72	mA	V _{CC} = 5.5 V, V _{IN} = 0.4 V, other inputs are open.
I _{O_{SH}}	Output Short Circuit Current	-15	-100	-15	-100	-15	-100	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V, Q _H & SHF:LD = GND, other inputs are open.
I _{O_{SL}}	Output Short Circuit Current	-15	-100	-15	-100	-15	-100	mA	V _{CC} = 5.5 V, V _{IN} = GND, Q _H & SHF:LD = GND.
I _{CCH}	Power Supply Current Off		36		36		36	mA	V _{CC} = 5.5 V, V _{IN} = 4.5 V (all inputs).
I _{CCL}	Power Supply Current Off		36		36		36	mA	V _{CC} = 5.5 V, V _{IN} = GND, CLK & CLK _{INHIBIT} = 4.5 V.
V _{IH}	Logical "1" Input Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V.
V _{IL}	Logical "0" Input Voltage		0.7		0.7		0.7	V	V _{CC} = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V _{CC} = 5.0 V, V _{INL} = 0.4 V, and V _{INH} = 2.5 V.

6

54LS165

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
Static Parameters:		Min	Max	Min	Max	Min	Max		
t _{PHL1} t _{PHL1}	Propagation Delay /Data-Output CLK to Outputs	5.0	45 40	5.0	58 53	5.0	58 53	ns ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ. V _{CC} = 5.0 V, C _L = 15 pF.
t _{PLH1} t _{PLH1}	Propagation Delay /Data-Output CLK to Outputs	5.0	45 40	5.0	58 53	5.0	58 53	ns ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ. V _{CC} = 5.0 V, C _L = 15 pF.
t _{PHL3} t _{PHL3}	Propagation Delay /Data-Output H to Q _H	5.0	35 30	5.0	46 41	5.0	46 41	ns ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ. V _{CC} = 5.0 V, C _L = 15 pF.
t _{PLH3} t _{PLH3}	Propagation Delay /Data-Output H to Q _H	5.0	30 25	5.0	39 34	5.0	39 34	ns ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ. V _{CC} = 5.0 V, C _L = 15 pF.
t _{PHL4} t _{PHL4}	Propagation Delay /Data-Output H to Q _H	5.0	30 25	5.0	39 34	5.0	39 34	ns ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ. V _{CC} = 5.0 V, C _L = 15 pF.
t _{PLH4} t _{PLH4}	Propagation Delay /Data-Output H to Q _H	5.0	35 30	5.0	46 41	5.0	46 41	ns ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ. V _{CC} = 5.0 V, C _L = 15 pF.
t _{PHL5} t _{PHL5}	Propagation Delay /Data-Output S/L to Outputs	5.0	40 35	5.0	52 47	5.0	52 47	ns ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ. V _{CC} = 5.0 V, C _L = 15 pF.
t _{PLH5} t _{PLH5}	Propagation Delay /Data-Output S/L to Outputs	5.0	40 35	5.0	52 47	5.0	52 47	ns ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ. V _{CC} = 5.0 V, C _L = 15 pF.
f _{MAX}	Maximum Clock Frequency	25 25		20		20		MHz MHz	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ. V _{CC} = 5.0 V, C _L = 15 pF.