

Commercial Mobile LPDDR3 8Gb(SDP) / 16Gb(DDP) / 32Gb(QDP) SDRAM

Features

- **Basis LPDDR3 Compliant**
 - Low Power Consumption
 - 8n Prefetch Architecture and BL8 only
- **Signal Integrity**
 - Configurable DS for system compatibility
 - Configurable On-Die Termination¹
 - ZQ Calibration for DS/ODT impedance accuracy via external ZQ pad (240Ω± 1%)
- **Training for Signals' Synchronization**
 - DQ Calibration offering specific DQ output patterns
 - CA Training
 - Write Leveling via MR settings²
- **Data Integrity**
 - DRAM built-in Temperature Sensor for Temperature Compensated Self Refresh (TCSR)
 - Auto Refresh and Self Refresh Modes
- **Power Saving Modes**
 - Deep Power Down Mode (DPD)
 - Partial Array Self Refresh (PASR)
 - Clock Stop capability during idle period
- **HSUL12 interface and Power Supply**
 - VDD1= 1.70 to 1.95V
 - VDD2/VDDQ/VDDCA = 1.14 to 1.3V

Programmable functions

- **R_{ON} (Typical:34.3/40/48/60/80)**
- **R_{ON} (PD34.3_PU40 / PD40_PU48 / PD34.3_PU48)**
- **R_{TT} (120/240)**
- **RL/WL Select (Set A / Set B)**
- **nWRE (nWR ≤ 9 / nWR > 9)**
- **PASR (bank/segment)**

Options

- **Speed Grade (DataRate/Read Latency)**
 - 2133 Mbps / RL=16
 - 1866 Mbps / RL=14
- **Temperature Range (T_c)**
 - Commercial Grade : - 30°C to +105°C

Package Information

Lead-free RoHS compliance and Halogen-free

Items (FBGA Package)	Width x Length x Height (mm)	Ball pitch (mm)
168b PoP (DDP)	12.00 x 12.00 x 0.83	0.50
178b (SDP/DDP)	10.50 x 11.50 x 0.83	0.65/0.80 Mixed
178b(QDP)	10.50 x 11.50 x 1.05	0.65/0.80 Mixed
216b PoP (DDP)	12.00 x 12.00 x 0.83	0.40
216b PoP (QDP)	12.00 x 12.00 x 0.95	0.40
256b PoP (DDP)	14.00 x 14.00 x 0.83	0.40
256b PoP (QDP)	14.00 x 14.00 x 0.95	0.40
253b (DDP)	11.00 x 11.50 x 0.95	0.50
253b (QDP)	11.00 x 11.50 x 1.05	0.50

Density, Signals and Addressing

Items	8Gb (SDP)	32Gb (QDP)	16Gb (DDP)		32Gb (QDP)
	X32	X32	X32	X64(2ch)	X64(2ch)
CS	CS	CS[1:0]	CS[1:0]	CS_a/b	CS[1:0]_a/b
DQ	[31:0]	[31:16][15:0]	[31:0]	[31:0]_a/b	
DQS/DM	[3:0]/[3:0]	[3:2][1:0]/[3:2][1:0]	[3:0]/[3:0]	[3:0]_a/b/[3:0]_a/b	
CA	CA[9:0]			CA[9:0]_a/b	
Bank Addr.	BA[2:0]				
Row Addr. ³	R[14:0]				
Column Addr. ³	C[9:0]	C[10:0]	C[9:0]	C[9:0]	C[9:0]
T _c ≤ 85°C	tREFI: 3.9µs				
85°C < T _c ≤ 95°C	tREFI: 1.95µs				
95°C < T _c ≤ 105°C	tREFI: 0.975µs				

NOTE 1 Depending on ballout, ODT pin may be NOT supported so ODT die pad is connected to Vss inside the package.


NOTE 2 Write Leveling DQ feedback on all DQs.

NOTE 3 Row and Column Addresses values on the CA bus that are not used are "don't care".

Ordering Information

Density	Organization	Part Number	Package	Speed		
				TCK (ns)	Data Rate (Mb/s/pin)	RL
Commercial Grade						
8Gb (SDP)	256M x 32	NT6CL256M32AM-H0	178-Ball	0.938	2133	16
		NT6CL256M32AM-H1		1.071	1866	14
16Gb (DDP)	512M x 32	NT6CL512T32AQ-H1	168-Ball PoP	1.071	1866	14
		NT6CL512T32AM-H0	178-Ball	0.938	2133	16
		NT6CL512T32AM-H1		1.071	1866	14
	256M x 64 (2-CH)	NT6CL256T64AH-H1	216-Ball PoP	1.071	1866	14
		NT6CL256T64AJ-H1	256-Ball PoP	1.071	1866	14
		NT6CL256T64A7-H1	253-Ball	1.071	1866	14
32Gb (QDP)	1024M x 32	NT6CL1024F32AP-H0	178-Ball	0.938	2133	16
		NT6CL1024F32AP-H1		1.071	1866	14
	512M x 64 (2-CH)	NT6CL512F64AH-H1	216-Ball PoP	1.071	1866	14
		NT6CL512F64AJ-H1	256-Ball PoP	1.071	1866	14
		NT6CL512F64A7-H1	253-Ball	1.071	1866	14

NANYA Mobile LPDDR3 Part Number Naming Guide



NOTE: M=Mono; T=DDP; F=QDP

Operating Frequency

The backward compatibility of each frequency is listed in the following table. If an application operates at specific frequency which is not defined herein but within the highest and the lowest frequencies, then the comparative loose specifications to DRAM must be adopted from the neighboring defined frequency. Please confirm with NTC when the operating frequency is slower than the defined frequency.

Frequency[MHz]	1066	933	800	667	Unit
RL[nCK]	16	14	12	10	
VDDQ[V]	1.2	1.2	1.2	1.2	
NT6CL256M32AM-H0	2133	1866	1600	1333	Mbps
NT6CL512T32AM-H0					
NT6CL1024F32AP-H0					
NT6CL256M32AM-H1	NA	1866	1600	1333	
NT6CL512T32AQ(M)-H1					
NT6CL256T64AH(J/7)-H1					
NT6CL1024F32AP-H1					
NT6CL512F64AH(J/7)-H1					


Notes:

Any part number also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but has been verified.

Package Block Diagram

Signals of Single Die, Single Channel Package Part Number: NT6CL256M32AM-XXX


Available: 178b



Package Block Diagram

Signals of Dual Die, Single Channel Package Part Number: NT6CL512T32AQ-XXX

Available: 168b




NOTE 1 ODT pins are NOT supported. ODT die pad is connected to VSS inside the package.

NOTE 2 ZQ is connected to both dies.

Package Block Diagram

Signals of Dual Die, Single Channel Package Part Number: NT6CL512T32AM-XXX

Available: 178b




NOTE 1 ODT will be connected to rank0 (die0). The ODT input to rank1 (die1) will be connected to VSS in the package.

NOTE 2 ZQ is connected to both dies.

Package Block Diagram

Signals of Quad Die, Single Channel Package Part Number: NT6CL1024F32AP-XXX

Available: 178b




NOTE 1 ODT will be connected to rank0 (die0/1). The ODT input to rank1 (die2/3) will be connected to VSS in the package.

Package Block Diagram

Signals of Dual Die, Dual Channel Package Part Number: NT6CL256T64AH-XXX


Available: 216b



Package Block Diagram

Signals of Quad Die, Dual Channel Package Part Number: NT6CL512F64AH-XXX


Available: 216b



Package Block Diagram

Signals of Dual Die, Dual Channel Package Part Number: NT6CL256T64AJ-XXX


Available: 256b



Package Block Diagram

Signals of Quad Die, Dual Channel Package Part Number: NT6CL512F64AJ-XXX


Available: 256b



Package Block Diagram

Signals of Dual Die, Dual Channel Package Part Number: NT6CL256T64A7-XXX


Available: 253b



Package Block Diagram

Signals of Quad Die, Dual Channel Package Part Number: NT6CL512F64A7-XXX

Available: 253b



Ball Assignments

LPDDR3 178-ball FBGA SDP X32_1ch

Part Number: NT6CL256M32AM-XXX

< TOP View >

See the balls through the package

		1	2	3	4	5	6	7	8	9	10	11	12	13	
	A1														
A		DNU	DNU	VDD1	VDD1	VDD1	VDD1		VDD2	VDD2	VDD1	VDDQ	DNU	DNU	A
B		DNU	VSS	ZQ	NC	VSS	VSS		DQ31	DQ30	DQ29	DQ28	VSS	DNU	B
C			CA9	VSS	NC	VSS	VSS		DQ27	DQ26	DQ25	DQ24	VDDQ		C
D			CA8	VSS	VDD2	VDD2	VDD2		DM3	DQ15	DQS3	DQS3	VSS		D
E			CA7	CA6	VSS	VSS	VSS		VDDQ	DQ14	DQ13	DQ12	VDDQ		E
F			VDDCA	CA5	VSS	VSS	VSS		DQ11	DQ10	DQ9	DQ8	VSS		F
G			VDDCA	VSS	VSS	VDD2	VSS		DM1	VSS	DQS1	DQS1	VDDQ		G
H			VSS	VDDCA	VREFCA	VDD2	VDD2		VDDQ	VDDQ	VSS	VDDQ	VDD2		H
J			CK	CK	VSS	VDD2	VDD2		ODT	VDDQ	VDDQ	VREFDQ	VSS		J
K			VSS	CKE	NC	VDD2	VDD2		VDDQ	NC	VSS	VDDQ	VDD2		K
L			VDDCA	CS	NC	VDD2	VSS		DM0	VSS	DQS0	DQS0	VDDQ		L
M			VDDCA	CA4	VSS	VSS	VSS		DQ4	DQ5	DQ6	DQ7	VSS		M
N			CA2	CA3	VSS	VSS	VSS		VDDQ	DQ1	DQ2	DQ3	VDDQ		N
P			CA1	VSS	VDD2	VDD2	VDD2		DM2	DQ0	DQS2	DQS2	VSS		P
R			CA0	NC	VSS	VSS	VSS		DQ20	DQ21	DQ22	DQ23	VDDQ		R
T		DNU	VSS	VSS	VSS	VSS	VSS		DQ16	DQ17	DQ18	DQ19	VSS	DNU	T
U		DNU	DNU	VDD1	VDD1	VDD1	VDD1		VDD2	VDD2	VDD1	VDDQ	DNU	DNU	U
		1	2	3	4	5	6	7	8	9	10	11	12	13	

NOTE 1 Do Not Use (DNU)

NOTE 2 Top View, A1 in Top Left Corner

Ball Assignments

LPDDR3 168-ball PoP-FBGA DDP X32_1ch

Part Number: NT6CL512T32AQ-XXX

< TOP View >

See the balls through the package

		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	
A	DNU	DNU	DNU	DNU	DNU	DNU	DNU	DNU	DNU	DNU	DNU	VDD1	VSS	DQ30	DQ29	VSS	DQ26	DQ25	VSS	DQS3	VDD1	VSS	DNU	DNU	A
B	DNU	DNU	VDD1	DNU	DNU	DNU	DNU	DNU	DNU	VSS	VDD2	DQ31	VDDQ	DQ28	DQ27	VDDQ	DQ24	DQS3	VDDQ	DM3	VDD2	DNU	DNU	B	
C	VSS	VDD2																				DQ15	VSS	C	
D	DNU	DNU																				VDDQ	DQ14	D	
E	DNU	DNU																				DQ12	DQ13	E	
F	DNU	DNU																				DQ11	VSS	F	
G	DNU	DNU																				VDDQ	DQ10	G	
H	DNU	DNU																				DQ8	DQ9	H	
J	DNU	DNU																				DQS1	VSS	J	
K	DNU	DNU																				VDDQ	DQS1	K	
L	DNU	DNU																				VDD2	DM1	L	
M	DNU	VSS																				VrefDQ	VSS	M	
N	DNU	VDD1																				VDD1	DM0	N	
P	ZQ	VrefCA																				DQS0	VSS	P	
R	VSS	VDD2																				VDDQ	DQS0	R	
T	CA9	CA8																				DQ6	DQ7	T	
U	CA7	VDDCA																				DQ5	VSS	U	
V	VSS	CA6																				VDDQ	DQ4	V	
W	CA5	VDDCA																				DQ2	DQ3	W	
Y	CK	CK																				DQ1	VSS	Y	
AA	VSS	VDD2																				VDDQ	DQ0	AA	
AB	DNU	DNU	CS0	CS1	VDD1	CA1	VSS	CA3	CA4	VDD2	VSS	DQ16	VDDQ	DQ18	DQ20	VDDQ	DQ22	DQS2	VDDQ	DM2	VDD2	DNU	DNU	AB	
AC	DNU	DNU	CKE0	CKE1	VSS	CA0	CA2	VDDCA	DNU	DNU	NC	VSS	DQ17	DQ19	VSS	DQ21	DQ23	VSS	DQS2	VDD1	VSS	DNU	DNU	AC	
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	

NOTE 1 Do Not Use (DNU)

NOTE 2 Top View, A1 in Top Left Corner

NOTE 3 ODT pins are NOT supported. ODT die pad is connected to VSS inside the package.

NOTE 4 ZQ is connected to both dies.


Ball Assignments

LPDDR3 178-ball FBGA DDP X32_1ch

Part Number: NT6CL512T32AM-XXX

< TOP View >

See the balls through the package



	1	2	3	4	5	6	7	8	9	10	11	12	13	
A	DNU	DNU	VDD1	VDD1	VDD1	VDD1		VDD2	VDD2	VDD1	VDDQ	DNU	DNU	A
B	DNU	VSS	ZQ	NC	VSS	VSS		DQ31	DQ30	DQ29	DQ28	VSS	DNU	B
C		CA9	VSS	NC	VSS	VSS		DQ27	DQ26	DQ25	DQ24	VDDQ		C
D		CA8	VSS	VDD2	VDD2	VDD2		DM3	DQ15	DQS3	DQS3	VSS		D
E		CA7	CA6	VSS	VSS	VSS		VDDQ	DQ14	DQ13	DQ12	VDDQ		E
F		VDDCA	CA5	VSS	VSS	VSS		DQ11	DQ10	DQ9	DQ8	VSS		F
G		VDDCA	VSS	VSS	VDD2	VSS		DM1	VSS	DQS1	DQS1	VDDQ		G
H		VSS	VDDCA	VREFCA	VDD2	VDD2		VDDQ	VDDQ	VSS	VDDQ	VDD2		H
J		CK	CK	VSS	VDD2	VDD2		ODT	VDDQ	VDDQ	VREFDQ	VSS		J
K		VSS	CKE0	CKE1	VDD2	VDD2		VDDQ	NC	VSS	VDDQ	VDD2		K
L		VDDCA	CS0	CS1	VDD2	VSS		DM0	VSS	DQS0	DQS0	VDDQ		L
M		VDDCA	CA4	VSS	VSS	VSS		DQ4	DQ5	DQ6	DQ7	VSS		M
N		CA2	CA3	VSS	VSS	VSS		VDDQ	DQ1	DQ2	DQ3	VDDQ		N
P		CA1	VSS	VDD2	VDD2	VDD2		DM2	DQ0	DQS2	DQS2	VSS		P
R		CA0	NC	VSS	VSS	VSS		DQ20	DQ21	DQ22	DQ23	VDDQ		R
T	DNU	VSS	VSS	VSS	VSS	VSS		DQ16	DQ17	DQ18	DQ19	VSS	DNU	T
U	DNU	DNU	VDD1	VDD1	VDD1	VDD1		VDD2	VDD2	VDD1	VDDQ	DNU	DNU	U

NOTE 1 Do Not Use (DNU)

NOTE 2 Top View, A1 in Top Left Corner


Ball Assignments

LPDDR3 178-ball FBGA QDP X32_1ch

Part Number: NT6CL1024F32AP-XXX

< TOP View >

See the balls through the package



	1	2	3	4	5	6	7	8	9	10	11	12	13	
A	DNU	DNU	VDD1	VDD1	VDD1	VDD1		VDD2	VDD2	VDD1	VDDQ	DNU	DNU	A
B	DNU	VSS	ZQ0	ZQ1	VSS	VSS		DQ31	DQ30	DQ29	DQ28	VSS	DNU	B
C		CA9	VSS	NC	VSS	VSS		DQ27	DQ26	DQ25	DQ24	VDDQ		C
D		CA8	VSS	VDD2	VDD2	VDD2		DM3	DQ15	DQS3	DQS3	VSS		D
E		CA7	CA6	VSS	VSS	VSS		VDDQ	DQ14	DQ13	DQ12	VDDQ		E
F		VDDCA	CA5	VSS	VSS	VSS		DQ11	DQ10	DQ9	DQ8	VSS		F
G		VDDCA	VSS	VSS	VDD2	VSS		DM1	VSS	DQS1	DQS1	VDDQ		G
H		VSS	VDDCA	VREFCA	VDD2	VDD2		VDDQ	VDDQ	VSS	VDDQ	VDD2		H
J		CK	CK	VSS	VDD2	VDD2		ODT	VDDQ	VDDQ	VREFDQ	VSS		J
K		VSS	CKE0	CKE1	VDD2	VDD2		VDDQ	NC	VSS	VDDQ	VDD2		K
L		VDDCA	CS0	CS1	VDD2	VSS		DM0	VSS	DQS0	DQS0	VDDQ		L
M		VDDCA	CA4	VSS	VSS	VSS		DQ4	DQ5	DQ6	DQ7	VSS		M
N		CA2	CA3	VSS	VSS	VSS		VDDQ	DQ1	DQ2	DQ3	VDDQ		N
P		CA1	VSS	VDD2	VDD2	VDD2		DM2	DQ0	DQS2	DQS2	VSS		P
R		CA0	NC	VSS	VSS	VSS		DQ20	DQ21	DQ22	DQ23	VDDQ		R
T	DNU	VSS	VSS	VSS	VSS	VSS		DQ16	DQ17	DQ18	DQ19	VSS	DNU	T
U	DNU	DNU	VDD1	VDD1	VDD1	VDD1		VDD2	VDD2	VDD1	VDDQ	DNU	DNU	U
	1	2	3	4	5	6	7	8	9	10	11	12	13	

NOTE 1 Do Not Use (DNU)

NOTE 2 Top View, A1 in Top Left Corner

Ball Assignments

LPDDR3 216-ball PoP-FBGA DDP X32_2ch

Part Number: NT6CL256T64AH-XXX

< TOP View >

See the balls through the package

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	
A	NC	VSS	VDD2	DQ30_a	DQ29_a	VSS	DQ26_a	DQ25_a	VSS	DQS3_a	VSS	DQ14_a	DQ13_a	VSS	VDD1	VDD2	DQ11_a	DQ10_a	DQ9_a	DQS1_a	DM1_a	VDDQ	DQS0_a	DQ7_a	DQ6_a	DQ4_a	DQ3_a	VSS	NC	A
B	VSS	NC	DQ31_a	VDDQ	DQ28_a	DQ27_a	VDDQ	DQ24_a	VDDQ	DQS3_a	DM3_a	DQ15_a	VDDQ	VSS	VREF_DQ_a	VDD2	DQ12_a	VDDQ	DQ8_a	/DQS1_a	VSS	DM0_a	/DQS0_a	VSS	VDDQ	DQ5_a	DQ2_a	NC	VSS	B
C	VDD1	DQ16_b																										VDD1	VDD2	C
D	DQ17_b	VDDQ																										DQ1_a	VDDQ	D
E	DQ18_b	DQ19_b																										VSS	DQ0_a	E
F	VSS	DQ20_b																										DM2_a	VDDQ	F
G	DQ21_b	VDDQ																										DQS2_a	DQS2_a	G
H	DQ22_b	DQ23_b																										VSS	DQ23_a	H
J	VSS	VDDQ																										VDDQ	DQ22_a	J
K	DQS2_b	DQS2_b																										DQ20_a	DQ21_a	K
L	DM2_b	DQ0_b																										DQ19_a	VSS	L
M	DQ1_b	VSS																										VDDQ	DQ18_a	M
N	DQ2_b	VDD1																										DQ16_a	DQ17_a	N
P	VSS	VSS																										VDD2	VDD1	P
R	VDD1	VREF_DQ_b																										VSS	CA0_b	R
T	VDD2	VDD2																										VDD_CA	CA1_b	T
U	VDDQ	DQ3_b																										VREF_CA_b	CA2_b	U
V	DQ4_b	VSS																										VSS	CA3_b	V
W	DQ6_b	DQ5_b																										CA4_b	NC	W
Y	VDDQ	DQ7_b																										CS_b	NC	Y
AA	DQS0_b	DQS0_b																										VSS	CKE_b	AA
AB	DM0_b	VSS																										CK_b	CK_b	AB
AC	VDDQ	DM1_b																										VDD_CA	CA5_b	AC
AD	DQS1_b	DQS1_b																										CA7_b	CA6_b	AD
AE	DQ8_b	VSS																										CA8_b	VDD_CA	AE
AF	DQ9_b	VDDQ																										VSS	CA9_b	AF
AG	DQ10_b	DQ11_b																										VDD2	ZQ_b	AG
AH	VSS	VDD1	VDD2	DQ13_b	VSS	DQ15_b	DM3_b	DQS3_b	VDDQ	DQ26_b	DQ27_b	VDDQ	DQ30_b	VSS	VDD2	VREF_CA_a	CA9_a	VSS	CA7_a	CA6_a	CK_a	VDD_CA	CKE_a	CS_a	CA3_a	CA2_a	CA1_a	VDD1	VSS	AH
AJ	NC	VSS	DQ12_b	VDDQ	DQ14_b	VDDQ	VSS	DQS3_b	DQ24_b	DQ25_b	VSS	DQ28_b	DQ29_b	DQ31_b	VDD1	VSS	ZQ_a	CA8_a	VDD_CA	CA5_a	CK_a	VSS	NC	NC	CA4_a	VDD_CA	CA0_a	VSS	NC	AJ

NOTE 1 Top View, A1 in Top Left Corner

Ball Assignments

LPDDR3 216-ball PoP-FBGA QDP X32_2ch

Part Number: NT6CL512F64AH-XXX

< TOP View >

See the balls through the package

A1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	A
A	NC	VSS	VDD2	DQ30_a	DQ29_a	VSS	DQ26_a	DQ25_a	VSS	DQS3_a	VSS	DQ14_a	DQ13_a	VSS	VDD1	VDD2	DQ11_a	DQ10_a	DQ9_a	DQS1_a	DM1_a	VDDQ	DQS0_a	DQ7_a	DQ6_a	DQ4_a	DQ3_a	VSS	NC	A
B	VSS	NC	DQ31_a	VDDQ	DQ28_a	DQ27_a	VDDQ	DQ24_a	VDDQ	DQS3_a	DM3_a	DQ15_a	VDDQ	VSS	VREF_DQ_a	VDD2	DQ12_a	VDDQ	DQ8_a	/DQS1_a	VSS	DM0_a	/DQS0_a	VSS	VDDQ	DQ5_a	DQ2_a	NC	VSS	B
C	VDD1	DQ16_b																										VDD1	VDD2	C
D	DQ17_b	VDDQ																										DQ1_a	VDDQ	D
E	DQ18_b	DQ19_b																										VSS	DQ0_a	E
F	VSS	DQ20_b																										DM2_a	VDDQ	F
G	DQ21_b	VDDQ																										DQS2_a	DQS2_a	G
H	DQ22_b	DQ23_b																										VSS	DQ23_a	H
J	VSS	VDDQ																										VDDQ	DQ22_a	J
K	DQS2_b	DQS2_b																										DQ20_a	DQ21_a	K
L	DM2_b	DQ0_b																										DQ19_a	VSS	L
M	DQ1_b	VSS																										VDDQ	DQ18_a	M
N	DQ2_b	VDD1																										DQ16_a	DQ17_a	N
P	VSS	VSS																										VDD2	VDD1	P
R	VDD1	VREF_DQ_b																										VSS	CA0_b	R
T	VDD2	VDD2																										VDD CA	CA1_b	T
U	VDDQ	DQ3_b																										VREF CA_b	CA2_b	U
V	DQ4_b	VSS																										VSS	CA3_b	V
W	DQ6_b	DQ5_b																										CA4_b	CS1_b	W
Y	VDDQ	DQ7_b																										CS0_b	CKE1_b	Y
AA	DQS0_b	DQS0_b																										VSS	CKE0_b	AA
AB	DM0_b	VSS																										CK_b	CK_b	AB
AC	VDDQ	DM1_b																										VDD CA	CA5_b	AC
AD	DQS1_b	DQS1_b																										CA7_b	CA6_b	AD
AE	DQ8_b	VSS																										CA8_b	VDD CA	AE
AF	DQ9_b	VDDQ																										VSS	CA9_b	AF
AG	DQ10_b	DQ11_b																										VDD2	ZQ_b	AG
AH	VSS	VDD1	VDD2	DQ13_b	VSS	DQ15_b	DM3_b	DQS3_b	VDDQ	DQ26_b	DQ27_b	VDDQ	DQ30_b	VSS	VDD2	VREF CA_a	CA9_a	VSS	CA7_a	CA6_a	CK_a	VDD CA	CKE0_a	CS0_a	CA3_a	CA2_a	CA1_a	VDD1	VSS	AH
AJ	NC	VSS	DQ12_b	VDDQ	DQ14_b	VDDQ	VSS	DQS3_b	DQ24_b	DQ25_b	VSS	DQ28_b	DQ29_b	DQ31_b	VDD1	VSS	ZQ_a	CA8_a	VDD CA	CA5_a	CK_a	VSS	CKE1_a	CS1_a	CA4_a	VDD CA	CA0_a	VSS	NC	AJ

NOTE 1 Top View, A1 in Top Left Corner



Ball Assignments

LPDDR3 256-ball PoP-FBGA DDP X32_2ch

Part Number: NT6CL256T64AJ-XXX

< TOP View >

See the balls through the package

A1

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34		
A	DNU	DNU	VDD2	DQ30_a	DQ28_a	DQ27_a	VDDQ	DQ24_a	DQS3_a	VDDQ	VDD2	DQ15_a	VDDQ	DQ12_a	DQ11_a	VDDQ	DQ8_a	DQS1_a	VDDQ	VDD2	ODT_a	VREF_DQ_a	VDDQ	DQS0_a	DQ7_a	VDDQ	DQ4_a	DQ3_a	VDDQ	DQ0_a	VDDQ	VDD2	DNU	DNU	A	
B	DNU	VSS	VDD1	DQ31_a	DQ29_a	VSS	DQ26_a	DQ25_a	VSS	DQS3_a	DM3_a	VSS	DQ14_a	DQ13_a	VSS	DQ10_a	DQ9_a	VSS	DQS1_a	DM1_a	VSS	DM0_a	DQS0_a	VSS	DQ6_a	DQ5_a	VSS	DQ2_a	DQ1_a	VSS	DM2_a	VDD1	VSS	DNU	B	
C	VDD2	VDD1																																DQS2_a	VDDQ	C
D	DQ17_b	DQ16_b																															VSS	DQS2_a	D	
E	DQ19_b	DQ18_b																																DQ22_a	DQ23_a	E
F	DQ20_b	VSS																															DQ21_a	VDDQ	F	
G	VDDQ	DQ21_b																															VSS	DQ20_a	G	
H	DQ23_b	DQ22_b																																DQ18_a	DQ19_a	H
J	DQS2_b	VSS																															DQ16_a	DQ17_a	J	
K	VDDQ	DQS2_b																															VSS	VDDQ	K	
L	VDD2	DM2_b																															VDD1	VDD2	L	
M	DQ0_b	VSS																															VSS	VSS	M	
N	VDDQ	DQ1_b																															CA0_b	VDD CA	N	
P	DQ3_b	DQ2_b																																CA2_b	CA1_b	P
R	DQ4_b	VSS																															VSS	VDD2	R	
T	VDDQ	DQ5_b																																CA4_b	CA3_b	T
U	DQ7_b	DQ6_b																																NC	CS_b	U
V	DQS0_b	VSS																																NC	CKE_b	V
W	VDDQ	DQS0_b																															VSS	VDD CA	W	
Y	VREF_DQ_b	DM0_b																																CK_b	CK_b	Y
AA	ODT_b	VSS																															VREF CA_b	VDD2	AA	
AB	VDD2	DM1_b																															VSS	VDD CA	AB	
AC	VDDQ	DQS1_b																																CA6_b	CA5_b	AC
AD	DQS1_b	VSS																															VSS	CA7_b	AD	
AE	DQ8_b	DQ9_b																																CA8_b	VDD CA	AE
AF	VDDQ	DQ10_b																																ZQ_b	CA9_b	AF
AG	DQ11_b	VSS																																RFU	NC	AG
AH	DQ12_b	DQ13_b																																VDD1	VDD2	AH
AJ	VDDQ	DQ14_b																																VSS	VSS	AJ
AK	DQ15_b	VSS																																DNU	DNU	AK
AL	VDDQ	DM3_b																																DNU	DNU	AL
AM	VDD2	VDD1																																DNU	DNU	AM
AN	DNU	VSS	DQS3_b	VSS	DQ25_b	DQ26_b	VSS	DQ29_b	DQ31_b	VSS	VDD1	RFU	ZQ_a	CA8_a	VSS	CA6_a	VSS	VREF CA_a	CK_a	VSS	NC	NC	CA4_a	VSS	CA2_a	CA0_a	VSS	VDD1	VSS	DNU	DNU	DNU	DNU	DNU	AN	
AP	DNU	DNU	VDDQ	DQS3_b	DQ24_b	VDDQ	DQ27_b	DQ28_b	DQ30_b	VDDQ	VDD2	NC	CA9_a	VDD CA	CA7_a	CA5_a	VDD CA	VDD2	CK_a	VDD CA	CKE_a	CS_a	CA3_a	VDD2	CA1_a	VDD CA	VSS	VDD2	VSS	DNU	DNU	DNU	DNU	DNU	AP	

- NOTE 1 Do Not Use (DNU)
- NOTE 2 Top View, A1 in Top Left Corner
- NOTE 3 In case ODT function is not used, ODT pin should be considered as NC.



Ball Assignments

LPDDR3 256-ball PoP-FBGA QDP X32_2ch

Part Number: NT6CL512F64AJ-XXX

< TOP View >

See the balls through the package



	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	
A	DNU	DNU	VDD2	DQ30_a	DQ28_a	DQ27_a	VDDQ	DQ24_a	DQS3_a	VDDQ	VDD2	DQ15_a	VDDQ	DQ12_a	DQ11_a	VDDQ	DQ8_a	DQS1_a	VDDQ	VDD2	ODT_a	VREF_DQ_a	VDDQ	DQS0_a	DQ7_a	VDDQ	DQ4_a	DQ3_a	VDDQ	DQ0_a	VDDQ	VDD2	DNU	DNU	
B	DNU	VSS	VDD1	DQ31_a	DQ29_a	VSS	DQ26_a	DQ25_a	VSS	DQS3_a	DM3_a	VSS	DQ14_a	DQ13_a	VSS	DQ10_a	DQ9_a	VSS	DQS1_a	DM1_a	VSS	DM0_a	DQS0_a	VSS	DQ6_a	DQ5_a	VSS	DQ2_a	DQ1_a	VSS	DM2_a	VDD1	VSS	DNU	
C	VDD2	VDD1																																DQS2_a	VDDQ
D	DQ17_b	DQ16_b																															VSS	DQS2_a	
E	DQ19_b	DQ18_b																															DQ22_a	DQ23_a	
F	DQ20_b	VSS																															DQ21_a	VDDQ	
G	VDDQ	DQ21_b																															VSS	DQ20_a	
H	DQ23_b	DQ22_b																															DQ18_a	DQ19_a	
J	DQS2_b	VSS																														DQ16_a	DQ17_a		
K	VDDQ	DQS2_b																														VSS	VDDQ		
L	VDD2	DM2_b																														VDD1	VDD2		
M	DQ0_b	VSS																														VSS	VSS		
N	VDDQ	DQ1_b																														CA0_b	VDD_CA		
P	DQ3_b	DQ2_b																														CA2_b	CA1_b		
R	DQ4_b	VSS																														VSS	VDD2		
T	VDDQ	DQ5_b																															CA4_b	CA3_b	
U	DQ7_b	DQ6_b																															CS1_b	CS0_b	
V	DQS1_b	VSS																															CKE1_b	CKE0_b	
W	VDDQ	DQS0_b																														VSS	VDD_CA		
Y	VREF_DQ_b	DM0_b																															CK_b	CK_b	
AA	ODT_b	VSS																														VREF_CA_b	VDD2		
AB	VDD2	DM1_b																														VSS	VDD_CA		
AC	VDDQ	DQS1_b																															CA6_b	CA5_b	
AD	DQS1_b	VSS																														VSS	CA7_b		
AE	DQ8_b	DQ9_b																															CA8_b	VDD_CA	
AF	VDDQ	DQ10_b																															ZQ_b	CA9_b	
AG	DQ11_b	VSS																														RFU	NC		
AH	DQ12_b	DQ13_b																															VDD1	VDD2	
AJ	VDDQ	DQ14_b																														VSS	VSS		
AK	DQ15_b	VSS																																	
AL	VDDQ	DM3_b																																	
AM	VDD2	VDD1																																	
AN	DNU	VSS	DQS3_b	VSS	DQ25_b	DQ26_b	VSS	DQ29_b	DQ31_b	VSS	VDD1	RFU	ZQ_a	CA8_a	VSS	CA6_a	VSS	VREF_CA_a	CK_a	VSS	CKE1_a	CS1_a	CA4_a	VSS	CA2_a	CA0_a	VSS	VDD1	VSS	DNU	DNU	DNU			
AP	DNU	DNU	VDDQ	DQS3_b	DQ24_b	VDDQ	DQ27_b	DQ28_b	DQ30_b	VDDQ	VDD2	NC	CA9_a	VDD_CA	CA7_a	CA5_a	VDD_CA	VDD2	CK_a	VDD_CA	CKE0_a	CS0_a	CA3_a	VDD2	CA1_a	VDD_CA	VSS	VDD2	VSS	DNU	DNU	DNU	DNU		

- NOTE 1 Do Not Use (DNU)
- NOTE 2 Top View, A1 in Top Left Corner
- NOTE 3 In case ODT function is not used, ODT pin should be considered as NC.

Ball Assignments

LPDDR3 253-ball FBGA DDP X32_2ch

Part Number: NT6CL256T64A7-XXX

< TOP View >

See the balls through the package

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
A	NC	VSS	VSS	VSS	VSS	VDDC A	VDD2	VSS	VDDC A	VREF CA_a	VDD2	VSS	VDDQ	VSS	VDD1	VDD1	NC
B	VSS	VDD1	VSS	VSS	CA0_ a	CA3_ a	NC	CK_a	VDDC A	CA7_ a	ZQ_a	VDDQ	DQ28 _b	DQ29 _b	DQ30 _b	DQ31 _b	VDD2
C	VSS	VSS	VDD2	VSS	CA1_ a	CA4_ a	CKE_a	CK_a	CA5_ a	CA8_ a	NC	VDDQ	DQ24 _b	DQ25 _b	DQ26 _b	DQ27 _b	VDD2
D	VSS	VSS	VSS	VSS	CA2_ a	CS_a	NC	RFU	CA6_ a	CA9_ a	RFU	VSS	DQ15 _b	DM3_ b	DQS3 _b	DQS3 _b	VSS
E	VDDC A	ZQ_b	NC	RFU	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	DQ11 _b	DQ12 _b	DQ13 _b	DQ14 _b	VDDQ
F	VSS	CA7_ b	CA8_ b	CA9_ b	VSS						VSS	DM1_ b	DQ8_ b	DQ9_ b	DQ10 _b	VSS	
G	VSS	VDDC A	CA5_ b	CA6_ b	VSS						VDDQ	DQS1 _b	DQS1 _b	VSS	VSS	VDDQ	
H	VDD2	CK_b	CK_b	RFU	VSS						VSS	ODT_ b	DM0_ b	VSS	VDD2	VREF DQ_b	
J	VREF CA_b	NC	CKE_ b	NC	VSS						RFU	DQS0 _b	DQS0 _b	DQ6_ b	DQ7_ b	VSS	
K	VDDC A	CA3_ b	CA4_ b	CS_b	VSS	VDDQ	DQ2_ b	DQ3_ b	DQ4_ b	DQ5_ b	VDDQ						
L	VDD2	CA0_ b	CA1_ b	CA2_ b	VSS	VSS	DQ23 _b	DM2_ b	DQ0_ b	DQ1_ b	VDDQ						
M	VSS	VDDQ	VDDQ	VSS	VSS	VSS	VDDQ	VSS	RFU	VDDQ	VSS	VDDQ	DQ21 _b	DQ22 _b	DQS2 _b	DQS2 _b	VSS
N	VDDQ	DQ19 _a	DQ23 _a	DQ0_ a	DQ4_ a	DM0_ a	DQS0 _a	ODT_ a	DQS1 _a	DQ13 _a	DQ24 _a	DQ25 _a	VSS	DQ18 _b	DQ19 _b	DQ20 _b	VSS
P	VSS	DQ18 _a	DQ22 _a	DM2_ a	DQ3_ a	DQ7_ a	DQS0 _a	DM1_ a	DQS1 _a	DQ12 _a	DM3_ a	DQ26 _a	DQ29 _a	VSS	DQ16 _b	DQ17 _b	VDDQ
R	VDD1	DQ17 _a	DQ21 _a	DQS2 _a	DQ2_ a	DQ6_ a	VSS	VSS	DQ9_ a	DQ11 _a	DQ15 _a	DQS3 _a	DQ28 _a	DQ31 _a	VDD2	VSS	VSS
T	VDD1	DQ16 _a	DQ20 _a	DQS2 _a	DQ1_ a	DQ5_ a	VSS	VDD2	DQ8_ a	DQ10 _a	DQ14 _a	DQS3 _a	DQ27 _a	DQ30 _a	VSS	VDD1	VSS
U	NC	VDD2	VDD2	VSS	VDDQ	VSS	VDDQ	VREF DQ_a	VSS	VDDQ	VDDQ	VSS	VSS	VDDQ	VSS	VSS	NC
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17

NOTE 1 Top View, A1 in Top Left Corner

Ball Assignments

LPDDR3 253-ball FBGA QDP X32_4ch

Part Number: NT6CL512F64A7-XXX

< TOP View >

See the balls through the package

A1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
A	NC	VSS	VSS	VSS	VSS	VDDC A	VDD2	VSS	VDDC A	VREF CA_a	VDD2	VSS	VDDQ	VSS	VDD1	VDD1	NC
B	VSS	VDD1	VSS	VSS	CA0_a	CA3_a	CS1_a	CK_a	VDDC A	CA7_a	ZQ_a	VDDQ	DQ28_b	DQ29_b	DQ30_b	DQ31_b	VDD2
C	VSS	VSS	VDD2	VSS	CA1_a	CA4_a	CKE0_a	CK_a	CA5_a	CA8_a	NC	VDDQ	DQ24_b	DQ25_b	DQ26_b	DQ27_b	VDD2
D	VSS	VSS	VSS	VSS	CA2_a	CS0_a	CKE1_a	RFU	CA6_a	CA9_a	RFU	VSS	DQ15_b	DM3_b	DQS3_b	DQS3_b	VSS
E	VDDC A	ZQ_b	NC	RFU	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	DQ11_b	DQ12_b	DQ13_b	DQ14_b	VDDQ
F	VSS	CA7_b	CA8_b	CA9_b	VSS							VSS	DM1_b	DQ8_b	DQ9_b	DQ10_b	VSS
G	VSS	VDDC A	CA5_b	CA6_b	VSS							VDDQ	DQS1_b	DQS1_b	VSS	VSS	VDDQ
H	VDD2	CK_b	CK_b	RFU	VSS							VSS	ODT_b	DM0_b	VSS	VDD2	VREF DQ_b
J	VREF CA_b	CS1_b	CKE0_b	CKE1_b	VSS							RFU	DQS0_b	DQS0_b	DQ6_b	DQ7_b	VSS
K	VDDC A	CA3_b	CA4_b	CS0_b	VSS	VDDQ	DQ2_b	DQ3_b	DQ4_b	DQ5_b	VDDQ						
L	VDD2	CA0_b	CA1_b	CA2_b	VSS	VSS	DQ23_b	DM2_b	DQ0_b	DQ1_b	VDDQ						
M	VSS	VDDQ	VDDQ	VSS	VSS	VSS	VDDQ	VSS	RFU	VDDQ	VSS	VDDQ	DQ21_b	DQ22_b	DQS2_b	DQS2_b	VSS
N	VDDQ	DQ19_a	DQ23_a	DQ0_a	DQ4_a	DM0_a	DQS0_a	ODT_a	DQS1_a	DQ13_a	DQ24_a	DQ25_a	VSS	DQ18_b	DQ19_b	DQ20_b	VSS
P	VSS	DQ18_a	DQ22_a	DM2_a	DQ3_a	DQ7_a	DQS0_a	DM1_a	DQS1_a	DQ12_a	DM3_a	DQ26_a	DQ29_a	VSS	DQ16_b	DQ17_b	VDDQ
R	VDD1	DQ17_a	DQ21_a	DQS2_a	DQ2_a	DQ6_a	VSS	VSS	DQ9_a	DQ11_a	DQ15_a	DQS3_a	DQ28_a	DQ31_a	VDD2	VSS	VSS
T	VDD1	DQ16_a	DQ20_a	DQS2_a	DQ1_a	DQ5_a	VSS	VDD2	DQ8_a	DQ10_a	DQ14_a	DQS3_a	DQ27_a	DQ30_a	VSS	VDD1	VSS
U	NC	VDD2	VDD2	VSS	VDDQ	VSS	VDDQ	VREF DQ_a	VSS	VDDQ	VDDQ	VSS	VSS	VDDQ	VSS	VSS	NC
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17


NOTE 1 Top View, A1 in Top Left Corner

DDP 168-ball Package Outline Drawing

Part Number: NT6CL512T32AQ-XXX

Unit: mm

* BSC (Basic Spacing between Center)




SDP/DDP 178-ball Package Outline Drawing

Part Number: NT6CL256M32AM-XXX, NT6CL512T32AM-XXX

Unit: mm

* BSC (Basic Spacing between Center)




QDP 178-ball Package Outline Drawing

Part Number: NT6CL1024F32AP-XXX

Unit: mm

* BSC (Basic Spacing between Center)




DDP 216-ball Package Outline Drawing

Part Number: NT6TL256T64AH-XXX

Unit: mm

* BSC (Basic Spacing between Center)




QDP 216-ball Package Outline Drawing

Part Number: NT6TL512F64AH-XXX

Unit: mm

* BSC (Basic Spacing between Center)




DDP 256-ball Package Outline Drawing

Part Number: NT6CL256T64AJ-XXX

Unit: mm

* BSC (Basic Spacing between Center)




QDP 256-ball Package Outline Drawing

Part Number: NT6CL512F64AJ-XXX

Unit: mm

* BSC (Basic Spacing between Center)




DDP 253-ball Package Outline Drawin

Part Number: NT6CL256T64A7-XXX

Unit: mm

* BSC (Basic Spacing between Center)




QDP 253-ball Package Outline Drawin

Part Number: NT6CL512F64A7-XXX

Unit: mm

* BSC (Basic Spacing between Center)



Ball Definition and Descriptions

Symbol	Type	Function
CK_a, CK_b, $\overline{CK}_a, \overline{CK}_b$	Input	<p>Clock: CK and \overline{CK} are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive and negative edge of CK. Single Data Rate (SDR) inputs, \overline{CS} and CKE, are sampled at the positive Clock edge.</p> <p>Clock is defined as the differential pair, CK and \overline{CK}. The positive Clock edge is defined by the crosspoint of a rising CK and a falling \overline{CK}. The negative Clock edge is defined by the crosspoint of a falling CK and a rising \overline{CK}.</p>
CKE_a, CKE_b	Input	<p>Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions.</p> <p>CKE is considered part of the command code. See Command Truth Table for command code descriptions. CKE is sampled at the positive Clock edge.</p>
$\overline{CS}_a, \overline{CS}_b$	Input	<p>Chip Select: \overline{CS} is considered part of the command code. See Command Truth Table for command code descriptions. \overline{CS} is sampled at the positive Clock edge.</p>
CA[9:0]_a CA[9:0]_b	Input	<p>DDR Command/Address Inputs: Uni-directional command/address bus inputs.</p> <p>CA is considered part of the command code. See Command Truth Table for command code descriptions.</p>
For x32 DM[3:0]_a DM[3:0]_b For x16 DM[3:2] DM[1:0]	Input	<p>Input Data Mask: DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM is for input only, the DM loading shall match the DQ and DQS (or \overline{DQS}).</p> <p>For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31.</p>
For x32 DQ[31:0]_a DQ[31:0]_b For x16 DQ[31:16] DQ[15:0]	Input/output	<p>Data Inputs/Output: Bi-directional data bus</p>
For x32 DQS[3:0]_a DQS[3:0]_b \overline{DQS} [3:0]_a \overline{DQS} [3:0]_b For x16 DQS[3:2] DQS[1:0] \overline{DQS} [3:2] \overline{DQS} [1:0]	Input/output	<p>Data Strobe (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and differential (DQS and \overline{DQS}). It is output with read data and input with write data. DQS is edge-aligned to read data and centered with write data.</p> <p>For x32 DQS0 and $\overline{DQS}0$ correspond to the data on DQ0 - DQ7, DQS1 and $\overline{DQS}1$ to the data on DQ8 - DQ15, DQS2 and $\overline{DQS}2$ to the data on DQ16 - DQ23, DQS3 and $\overline{DQS}3$ to the data on DQ24 - DQ31.</p>
ODT_a, ODT_b	Input	<p>On-Die Termination: This signal enables and disables termination on the DRAM DQ bus according to the specified mode register settings.</p>


Symbol	Type	Function
ZQ_a, ZQ_b	Reference	External Reference ball for ZQ Calibration: This ball is tied to an external 240Ω resistor (RZQ), which is tied to V _{SS} .
VDD1	Supply	Core Power Supply 1: Core power supply
VDD2	Supply	Core Power Supply 2: Core power supply
VDDQ	Supply	I/O Power Supply: Power supply for Data input/output buffers.
VDDCA	Supply	Input Receiver Power Supply: Power supply for CA0-9, CKE, \overline{CS} , CK, and \overline{CK} input buffers.
VREFCA_a, VREFCA_b	Supply	Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, \overline{CS} , CK, and \overline{CK} input buffers.
VREFDQ_a, VREFDQ_b	Supply	Reference Voltage for DQ Input Receiver: Reference voltage for all data input buffers.
VSS	Supply	Ground
NC	-	No Connect: No internal electrical connection is present.

NOTE 1: The signal may show up in a different symbol but it indicates to the same thing. e.g., /CK = CK# = \overline{CK} = CKb = CK_n = CK_c,

/DQS = DQS# = \overline{DQS} = DQsb = DQS_n = DQS_c, /CS = CS# = \overline{CS} = CSb = CS_n.

NOTE 2: Data includes DQ and DM.

Functional Block Diagram




Simplified Bus Interface State Diagram

LPDDR3-SDRAM state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification.

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the banks.

Simplified State Diagram



NOTE 1: In the Idle state, all banks are precharged.

NOTE 2: In the case of MRW to enter CA Training mode or Write Leveling Mode, the state machine will not automatically return to the Idle state. In these cases an additional MRW command is required to exit either operating mode and return to the Idle state. See sections "CA Training" or "Write Leveling".

NOTE 3: Terminated bursts are not allowed. For these state transitions, the burst operation must be completed before the transition can occur.

NOTE 4: Use caution with this diagram. It is intended to provide a floorplan of the possible state transitions and commands to control them, not all details. In particular, situations involving more than one bank are not captured in full detail.

Abbr.	Function	Abbr.	Function	Abbr.	Function
ACT	Active	PD	Enter Power Down	SREF	Enter self refresh
RD(A)	Read (w/ Autoprecharge)	PDX	Exit Power Down	SREFX	Exit self refresh
WR(A)	Write (w/ Autoprecharge)	DPD	Enter Deep Power Down		
PR(A)	Precharge (All)	DPDX	Exit Deep Power Down		
MRW	Mode Register Write	REF	Refresh		
MRR	Mode Register Read	RESET	Reset is achieved through MRW command		

Absolute Maximum DC Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Units	Notes
V_{DD1} supply voltage relative to V_{SS}	V_{DD1}	-0.4	2.3	V	1
V_{DD2} supply voltage relative to V_{SS}	V_{DD2}	-0.4	1.6	V	1
V_{DDCA} supply voltage relative to V_{SS}	V_{DDCA}	-0.4	1.6	V	1,2
V_{DDQ} supply voltage relative to V_{SS}	V_{DDQ}	-0.4	1.6	V	1,3
Voltage on any ball relative to V_{SS}	V_{IN}, V_{OUT}	-0.4	1.6	V	
Storage Temperature	T_{STG}	-55	125	°C	4

NOTE 1 See “Power-Ramp” section for relationships between power supplies.

NOTE 2 $V_{REFCA} \leq 0.6 \times V_{DDCA}$; however, V_{REFCA} may be $\geq V_{DDCA}$ provided that $V_{REFCA} \leq 300\text{mV}$.

NOTE 3 $V_{REFDQ} \leq 0.7 \times V_{DDQ}$; however, V_{REFDQ} may be $\geq V_{DDQ}$ provided that $V_{REFDQ} \leq 300\text{mV}$.

NOTE 4 Storage Temperature is the case surface temperature on the center/top side of the LPDDR3 device. For the measurement conditions, please refer to JESD51-2 standard.

AC/DC Operating Conditions

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR3 device must be powered down and then restarted through the specialized initialization sequence before normal operation can continue.

Recommended DC Operating Conditions

Symbol	Voltage			DRAM	Unit
	Min	Typ	Max		
V_{DD1}	1.70	1.80	1.95	Core Power1	V
V_{DD2}	1.14	1.20	1.30	Core Power2	V
V_{DDCA}	1.14	1.20	1.30	Input Buffer Power	V
V_{DDQ}	1.14	1.20	1.30	I/O Buffer Power	V

NOTE 1 V_{DD1} uses significantly less current than V_{DD2} .

NOTE 2 The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 1MHz at the DRAM package ball.

Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current	I_L	-2	2	uA	1, 2
V_{REF} supply leakage current	I_{VREF}	-1	1	uA	3, 4

NOTE 1 For CA, CKE, \overline{CS} , CK, \overline{CK} . Any input $0V \leq V_{IN} \leq V_{DDCA}$ (All other pins not under test = 0V)

NOTE 2 Although DM is for input only, the DM leakage shall match the DQ and DQS/ \overline{DQS} output leakage specification.

NOTE 3 The minimum limit requirement is for testing purposes. The leakage current on V_{REFCA} and V_{REFDQ} pins should be minimal.

NOTE 4 $V_{REFDQ} = V_{DDQ}/2$ or $V_{REFCA} = V_{DDCA}/2$. (All other pins not under test = 0V)

NOTE 5 The input leakage current of QDP: max/min = $\pm 4\mu A$, the Vref supply leakage current of QDP: max/min = $\pm 2\mu A$

Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit
Standard	T_{OPER}	-30	85	°C
Elevated		85	105	

NOTE 1 Operating Temperature is the case surface temperature on the center-top side of the LPDDR3 device. For the measurement conditions, please refer to JEDEC51-2 standard.

NOTE 2 Some applications require operation of LPDDR3 in the maximum temperature conditions in the Elevated Temperature Range between 85°C and 105°C case temperature. For LPDDR3 devices, derating may be necessary to operate in this range. See MR4.

NOTE 3 Either the device case temperature rating or the temperature sensor may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the T_{OPER} rating that applies for the Standard or Elevated Temperature Ranges. For example, T_{CASE} may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.

AC/DC Input Level

AC and DC Logic Input Levels for Single-Ended Signals

Single-Ended AC and DC Input Levels for CA and \overline{CS} Inputs

Symbol	Parameter	1333/1600		1866/2133		Unit	Notes
		Min	Max	Min	Max		
$V_{IHCA}(AC)$	AC input logic high	$V_{Ref} + 0.150$	Note 2	$V_{Ref} + 0.135$	Note 2	V	1, 2
$V_{ILCA}(AC)$	AC input logic low	Note 2	$V_{Ref} - 0.150$	Note 2	$V_{Ref} - 0.135$	V	1, 2
$V_{IHCA}(DC)$	DC input logic high	$V_{Ref} + 0.100$	V_{DDCA}	$V_{Ref} + 0.100$	V_{DDCA}	V	1
$V_{ILCA}(DC)$	DC input logic low	V_{SS}	$V_{Ref} - 0.100$	V_{SS}	$V_{Ref} - 0.100$	V	1
$V_{RefCA}(DC)$	Reference Voltage for CA and \overline{CS} inputs	$0.49 * V_{DDCA}$	$0.51 * V_{DDCA}$	$0.49 * V_{DDCA}$	$0.51 * V_{DDCA}$	V	3, 4
NOTE 1 For CA and \overline{CS} input only pins. $V_{Ref} = V_{RefCA}(DC)$. NOTE 2 Overshoot and Undershoot Specifications. NOTE 3 The ac peak noise on V_{RefCA} may not allow V_{RefCA} to deviate from $V_{RefCA}(DC)$ by more than $\pm 1\% V_{DDCA}$ (for reference: approx. ± 12 mV). NOTE 4 For reference: approx. $V_{DDCA}/2 \pm 12$ mV.							

Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Unit	Notes
V_{IHCKE}	CKE Input High Level	$0.65 * V_{DDCA}$	Note 1	V	1
V_{ILCKE}	CKE Input Low Level	Note 1	$0.35 * V_{DDCA}$	V	1
NOTE 1 Overshoot and Undershoot Specifications.					

Single-Ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	1333/1600		1866/2133		Unit	Notes
		Min	Max	Min	Max		
$V_{IHDQ}(AC)$	AC input logic high	$V_{Ref} + 0.150$	Note 2	$V_{Ref} + 0.135$	Note 2	V	1, 2, 5
$V_{ILDQ}(AC)$	AC input logic low	Note 2	$V_{Ref} - 0.150$	Note 2	$V_{Ref} - 0.135$	V	1, 2, 5
$V_{IHDQ}(DC)$	DC input logic high	$V_{Ref} + 0.100$	V_{DDQ}	$V_{Ref} + 0.100$	V_{DDQ}	V	1
$V_{ILDQ}(DC)$	DC input logic low	V_{SS}	$V_{Ref} - 0.100$	V_{SS}	$V_{Ref} - 0.100$	V	1
$V_{RefDQ}(DC)$ (DQ ODT disabled)	Reference Voltage for DQ, DM inputs	$0.49 * V_{DDQ}$	$0.51 * V_{DDQ}$	$0.49 * V_{DDQ}$	$0.51 * V_{DDQ}$	V	3, 4
$V_{RefDQ}(DC)$ (DQ ODT enabled)	Reference Voltage for DQ, DM inputs	$V_{ODTR}/2 -$ $0.01 * V_{DDQ}$	$V_{ODTR}/2 +$ $0.01 * V_{DDQ}$	$V_{ODTR}/2 -$ $0.01 * V_{DDQ}$	$V_{ODTR}/2 +$ $0.01 * V_{DDQ}$	V	3, 5, 6

NOTE 1 For DQ input only pins. $V_{Ref} = V_{RefDQ}(DC)$.

NOTE 2 Overshoot and Undershoot Specifications.

NOTE 3 The ac peak noise on V_{RefDQ} may not allow V_{RefDQ} to deviate from $V_{RefDQ}(DC)$ by more than $\pm 1\% V_{DDQ}$ (for reference: approx. ± 12 mV).

NOTE 4 For reference: approx. $V_{DDQ}/2 \pm 12$ mV.

NOTE 5 For reference: approx. $V_{ODTR}/2 \pm 12$ mV.


NOTE 6 R_{ON} and R_{ODT} nominal mode register programmed values are used for the calculation of V_{ODTR} . For testing purposes a controller RON value of 50 Ω is used.

$$V_{ODTR} = \frac{2R_{ON} + R_{TT}}{R_{ON} + R_{TT}} \times V_{DDQ}$$

V_{REF} Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages V_{RefCA} and V_{RefDQ} are illustrated below. It shows a valid reference voltage $V_{Ref}(t)$ as a function of time. (V_{Ref} stands for V_{RefCA} and V_{RefDQ} likewise). V_{DD} stands for V_{DDCA} for V_{RefCA} and V_{DDQ} for V_{RefDQ} . $V_{REF(DC)}$ is the linear average of $V_{Ref}(t)$ over a very long period of time (e.g. 1 sec) and is specified as a fraction of the linear average of V_{DDQ} or V_{DDCA} also over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirements. Furthermore $V_{Ref}(t)$ may temporarily deviate from $V_{REF(DC)}$ by no more than $\pm 1\% V_{DD}$. $V_{Ref}(t)$ cannot track noise on V_{DDQ} or V_{DDCA} if this would send V_{Ref} outside these specifications.

V_{REF} DC Tolerance and V_{REF} AC Noise Limits




The voltage levels for setup and hold time measurements $V_{IH(AC)}$, $V_{IH(DC)}$, $V_{IL(AC)}$ and $V_{IL(DC)}$ are dependent on V_{Ref} . “ V_{Ref} ” shall be understood as $V_{REF(DC)}$ above.

This clarifies that dc-variations of V_{Ref} affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for $V_{REF(DC)}$ deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the LPDDR3 setup/hold specification and derating values need to include time and voltage associated with V_{Ref} ac-noise. Timing and voltage effects due to ac-noise on V_{Ref} up to the specified limit ($\pm 1\%$ of V_{DD}) are included in LPDDR3 timings and their associated deratings.

Input Signal

LPDDR3-2133 to LPDDR3-1333 Input Signal




NOTE 1 Numbers reflect typical values.

NOTE 2 For CA[9:0], CK, \overline{CK} , and \overline{CS} , VDD stands for VDDCA. For DQ, DM, DQS, \overline{DQS} , and ODT, VDD stands for VDDQ.

NOTE 3 For CA[9:0], CK, \overline{CK} , and \overline{CS} , VSS stands for VSS. For DQ, DM, DQS, \overline{DQS} , and ODT, VSS stands for VSS.

AC and DC Logic Input Levels for Differential Signals

Differential AC Swing Time and “time above ac-level” tDVAC



Differential swing requirements for clock (CK - \overline{CK}) and strobe (DQS - \overline{DQS})

For CK and \overline{CK} , $V_{REF} = V_{REFCA}(DC)$; For DQS and \overline{DQS} , $V_{REF} = V_{REFDQ}(DC)$

Differential AC and DC Input Levels

Symbol	Parameter	Value		Unit	Notes
		Min	Max		
$V_{IHdiff(dc)}$	Differential input high	$2 \times (V_{IH}(dc) - V_{Ref})$	Note 3	V	1
$V_{ILdiff(dc)}$	Differential input low	Note 3	$2 \times (V_{IL}(dc) - V_{Ref})$	V	1
$V_{IHdiff(ac)}$	Differential input high ac	$2 \times (V_{IH}(ac) - V_{Ref})$	Note 3	V	2
$V_{ILdiff(ac)}$	Differential input low ac	Note 3	$2 \times (V_{IL}(ac) - V_{Ref})$	V	2

NOTE 1 Used to define a differential signal slew-rate. For CK - \overline{CK} use $V_{IH}/V_{IL}(dc)$ of CA and V_{REFCA} ; for DQS - \overline{DQS} , use $V_{IH}/V_{IL}(dc)$ of DQS and V_{REFDQ} ; if a reduced dc-high or dc-low level is used for a signal group, then the reduced level applies also here.

NOTE 2 For CK - \overline{CK} use $V_{IH}/V_{IL}(ac)$ of CA and V_{REFCA} ; for DQS - \overline{DQS} , use $V_{IH}/V_{IL}(ac)$ of DQS and V_{REFDQ} ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.

NOTE 3 These values are not defined, however the single-ended signals CK, \overline{CK} , DQS, and \overline{DQS} need to be within the respective limits ($V_{IH}(dc)_{max}$, $V_{IL}(dc)_{min}$) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to Overshoot and Undershoot Specifications.

NOTE 4 For CK and \overline{CK} , $V_{Ref} = V_{RefCA}(DC)$. For DQS and \overline{DQS} , $V_{Ref} = V_{RefDQ}(DC)$.

Allowed time before ringback tDVAC for Strobe (DQS - \overline{DQS})

Slew Rate [V/ns]	t _{DVAC} [ps] @ V _{IH/Ldiff(ac)} = 270mV 2133Mbps		t _{DVAC} [ps] @ V _{IH/Ldiff(ac)} = 270mV 1866Mbps		t _{DVAC} [ps] @ V _{IH/Ldiff(ac)} = 300mV 1600Mbps		t _{DVAC} [ps] @ V _{IH/Ldiff(ac)} = 300mV 1333Mbps	
	min	max	min	min	min	max	min	max
> 8.0	34	—	40	—	48	—	58	—
8.0	34	—	40	—	48	—	58	—
7.0	33	—	39	—	46	—	56	—
6.0	30	—	36	—	43	—	53	—
5.0	27	—	33	—	40	—	50	—
4.0	23	—	29	—	35	—	45	—
3.0	15	—	21	—	27	—	37	—
< 3.0	15	—	21	—	27	—	37	—

Allowed time before ringback tDVAC for Clock (CK - \overline{CK})


Slew Rate [V/ns]	t _{DVAC} [ps] @ V _{IH/Ldiff(ac)} = 270mV 2133Mbps		t _{DVAC} [ps] @ V _{IH/Ldiff(ac)} = 270mV 1866Mbps		t _{DVAC} [ps] @ V _{IH/Ldiff(ac)} = 300mV 1600Mbps		t _{DVAC} [ps] @ V _{IH/Ldiff(ac)} = 300mV 1333Mbps	
	min	max	min	max	min	max	min	max
> 8.0	34	—	40	—	48	—	58	—
8.0	34	—	40	—	48	—	58	—
7.0	33	—	39	—	46	—	56	—
6.0	30	—	36	—	43	—	53	—
5.0	27	—	33	—	40	—	50	—
4.0	23	—	29	—	35	—	45	—
3.0	15	—	21	—	27	—	37	—
< 3.0	15	—	21	—	27	—	37	—

Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS, $\overline{\text{CK}}$, or $\overline{\text{DQS}}$) has also to comply with certain requirements for single-ended signals. The applicable AC levels for CA and DQ differ by speed bin.

- CK and $\overline{\text{CK}}$ shall meet $V_{\text{SEH(ac)min}}$ / $V_{\text{SEL(ac)max}}$ in every half-cycle.
- DQS, $\overline{\text{DQS}}$ shall meet $V_{\text{SEH(ac)min}}$ / $V_{\text{SEL(ac)max}}$ in every half-cycle preceding and following a valid transition.

Note that the applicable ac-levels for CA and DQ's are different per speed-bin.



Note that while CA and DQ signal requirements are with respect to V_{ref} , the single-ended components of differential signals have a requirement with respect to $V_{\text{DDQ}/2}$ for DQS, $\overline{\text{DQS}}$ and $V_{\text{DDCA}/2}$ for CK, $\overline{\text{CK}}$; this is nominally the same.

The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach $V_{\text{SEL(ac)max}}$, $V_{\text{SEH(ac)min}}$ has no bearing on timing, but adds a restriction on the common mode characteristics of these signals (See tables: Single-Ended AC and DC Input Levels for CA and $\overline{\text{CS}}$ Inputs; Single-Ended AC and DC Input Levels for DQ and DM).

Single-ended levels for CK, DQS, \overline{CK} , \overline{DQS}

Symbol	Parameter	Value		Unit	Notes
		Min	Max		
VSEH(AC150)	Single-ended high-level for strobes	$(V_{DDQ} / 2) + 0.150$	Note 3	V	1, 2
	Single-ended high-level for CK, \overline{CK}	$(V_{DDCA} / 2) + 0.150$	Note 3	V	1, 2
VSEL(AC150)	Single-ended low-level for strobes	Note 3	$(V_{DDQ} / 2) - 0.150$	V	1, 2
	Single-ended low-level for CK, \overline{CK}	Note 3	$(V_{DDCA} / 2) - 0.150$	V	1, 2
VSEH(AC135)	Single-ended high-level for strobes	$(V_{DDQ} / 2) + 0.135$	Note 3	V	1, 2
	Single-ended high-level for CK, \overline{CK}	$(V_{DDCA} / 2) + 0.135$	Note 3	V	1, 2
VSEL(AC135)	Single-ended low-level for strobes	Note 3	$(V_{DDQ} / 2) - 0.135$	V	1, 2
	Single-ended low-level for CK, \overline{CK}	Note 3	$(V_{DDCA} / 2) - 0.135$	V	1, 2


NOTE 1 For CK, \overline{CK} use $V_{SEH}/V_{SEL(ac)}$ of CA; for strobes ($DQS0$, $\overline{DQS0}$, $DQS1$, $\overline{DQS1}$, $DQS2$, $\overline{DQS2}$, $DQS3$, $\overline{DQS3}$) use $V_{IH}/V_{IL(ac)}$ of DQs.

NOTE 2 $V_{IH(ac)}/V_{IL(ac)}$ for DQs is based on V_{REFDQ} ; $V_{SEH(ac)}/V_{SEL(ac)}$ for CA is based on V_{REFCA} ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here

NOTE 3 These values are not defined, however the single-ended signals CK, \overline{CK} , $DQS0$, $\overline{DQS0}$, $DQS1$, $\overline{DQS1}$, $DQS2$, $\overline{DQS2}$, $DQS3$, $\overline{DQS3}$ need to be within the respective limits ($V_{IH(dc)max}$, $V_{IL(dc)min}$) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to Overshoot and Undershoot Specifications.

Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, $\overline{\text{CK}}$ and DQS, $\overline{\text{DQS}}$) must meet the requirements. The differential input cross point voltage V_{IX} is measured from the actual cross point of true and complement signals to the midlevel between of V_{DD} and V_{SS} .




Symbol	Parameter	Value		Unit	Notes
		Min	Max		
V_{IXCA}	Differential Input Cross Point Voltage relative to $V_{DDCA}/2$ for CK, $\overline{\text{CK}}$	- 120	120	mV	1,2
V_{IXDQ}	Differential Input Cross Point Voltage relative to $V_{DDQ}/2$ for DQS, $\overline{\text{DQS}}$	- 120	120	mV	1,2
<p>NOTE 1 The typical value of $V_{IX(AC)}$ is expected to be about $0.5 \times V_{DD}$ of the transmitting device, and $V_{IX(AC)}$ is expected to track variations in V_{DD}. $V_{IX(AC)}$ indicates the voltage at which differential input signals must cross.</p> <p>NOTE 2 For CK and $\overline{\text{CK}}$, $V_{Ref} = V_{RefCA(DC)}$. For DQS and $\overline{\text{DQS}}$, $V_{Ref} = V_{RefDQ(DC)}$.</p>					

Slew Rate Definitions for Differential Input Signals

Differential Input Slew Rate Definition

Description	Measured		Defined by
	from	to	
Differential input slew rate for rising edge (CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$).	$V_{Ldiffmax}$	$V_{Hdiffmin}$	$[V_{Hdiffmin} - V_{Ldiffmax}] / \Delta TR_{diff}$
Differential input slew rate for falling edge (CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$).	$V_{Hdiffmin}$	$V_{Ldiffmax}$	$[V_{Hdiffmin} - V_{Ldiffmax}] / \Delta TF_{diff}$
NOTE 1 The differential signal (i.e. CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$) must be linear between these thresholds.			

Differential Input Slew Rate Definition for CK, $\overline{\text{CK}}$, DQS, and $\overline{\text{DQS}}$



AC and DC Output Measurement Levels

Single Ended AC and DC Output Levels

Symbol	Parameter		Value	Unit	Notes
$V_{OH(DC)}$	DC output high measurement level (for IV curve linearity)		$0.9 \times V_{DDQ}$	V	1
$V_{OL(DC)}$	ODT disabled	DC output low measurement level (for IV curve linearity)	$0.1 \times V_{DDQ}$	V	2
$V_{OL(DC)}$	ODT enabled		$V_{DDQ} \times [0.1 + 0.9 \times (R_{ON} / (R_{TT} + R_{ON}))]$	V	3
$V_{OH(AC)}$	AC output high measurement level (for output slew rate)		$V_{REFDQ} + 0.12$	V	
$V_{OL(AC)}$	AC output low measurement level (for output slew rate)		$V_{REFDQ} - 0.12$	V	
I_{OZ}	Output Leakage current (DQ, DM, DQS, \overline{DQS}) (DQ, DQS, \overline{DQS} are disabled; $0V \leq V_{OUT} \leq V_{DDQ}$)		Min	-5	uA
			Max	5	uA

NOTE 1 $I_{OH} = -0.1\text{mA}$.

NOTE 2 $I_{OL} = 0.1\text{mA}$.

NOTE 3 The minimum value is derived when using $R_{TT,min}$ and $R_{ON,max}$ ($\pm 30\%$ uncalibrated, $\pm 15\%$ calibrated).

Differential AC and DC Output Levels

Symbol	Parameter	Value	Unit	Notes
$V_{OHdiff(AC)}$	AC differential output high measurement level (for output SR)	$+ 0.20 \times V_{DDQ}$	V	1
$V_{OLdiff(AC)}$	AC differential output low measurement level (for output SR)	$- 0.20 \times V_{DDQ}$	V	2

NOTE 1 $I_{OH} = -0.1\text{mA}$.


NOTE 2 $I_{OL} = 0.1\text{mA}$

Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for single ended signals.

Single-ended Output Slew Rate Definition

Description	Measured		Defined by
	from	to	
Single-ended output slew rate for rising edge	$V_{OL(AC)}$	$V_{OH(AC)}$	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta TRse$
Single-ended output slew rate for falling edge	$V_{OH(AC)}$	$V_{OL(AC)}$	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta TFse$
NOTE Output slew rate is verified, and may not be subject to production test.			



Single-ended Output Slew Rate

Parameter	Symbol	Value		Units
		Min ¹	Max ²	
Single-ended Output Slew Rate (RON = 40Ω +/- 30%)	SRQse	1.5	4.0	V/ns
Output slew-rate matching Ratio (Pull-up to Pull-down)		0.7	1.4	
Description: SR: Slew Rate; Q: Query Output (like in DQ, which stands for Data-in, Query-Output); se: Single-ended Signals NOTE 1 Measured with output reference load. NOTE 2 The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation. NOTE 3 The output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$. NOTE 4 Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.				


Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC) for differential signals.

Differential Output Slew Rate Definition

Description	Measured		Defined by
	from	to	
Differential output slew rate for rising edge	V _{OLdiff(AC)}	V _{OHdiff(AC)}	$[V_{OHdiff(AC)} - V_{OLdiff(AC)}] / \Delta TR_{diff}$
Differential output slew rate for falling edge	V _{OHdiff(AC)}	V _{OLdiff(AC)}	$[V_{OHdiff(AC)} - V_{OLdiff(AC)}] / \Delta TF_{diff}$

NOTE 1 Output slew rate is verified, and may not be subject to production test.



Differential Output Slew Rate

Parameter	Symbol	Value		Units
		Min	Max	
Differential Output Slew Rate (R _{ON} = 40Ω +/- 30%)	SRQdiff	3.0	8.0	V/ns


Description: SR: Slew Rate; Q: Query Output (like in DQ, which stands for Data-in, Query-Output); diff: Differential Signals
 NOTE 1 Measured with output reference load.
 NOTE 2 The output slew rate for falling and rising edges is defined and measured between V_{OL(AC)} and V_{OH(AC)}.
 NOTE 3 Slew rates are measured under normal SSO conditions, with 50% of DQ signals per data byte switching.

Overshoot and Undershoot Specifications

AC Overshoot/Undershoot Specification

Parameter		1333	1600/1866/2133	Units
Maximum peak amplitude allowed for overshoot area.	Max	0.35		V
Maximum peak amplitude allowed for undershoot area.	Max	0.35		V
Maximum area above VDD.	Max	0.12	0.10	V-ns
Maximum area below VSS.	Max	0.12	0.10	V-ns
NOTE 1 V_{DD} stands for V_{DDCA} for CA[9:0], \overline{CK} , \overline{CS} , and CKE. V_{DD} stands for V_{DDQ} for DQ, DM, ODT, DQS, and \overline{DQS} .				
NOTE 2 V_{SS} stands for V_{SS} for CA[9:0], \overline{CK} , \overline{CS} , and CKE. V_{SS} stands for V_{SS} for DQ, DM, ODT, DQS, and \overline{DQS} .				
NOTE 3 Maximum peak amplitude values are referenced from actual V_{DD} and V_{SS} values.				
NOTE 4 Maximum area values are referenced from maximum operating V_{DD} and V_{SS} values.				

Overshoot and Undershoot Definition



NOTE 1 $V_{DD} = V_{DDCA}$ for CA[9:0], \overline{CK} , \overline{CS} , and CKE. $V_{DD} = V_{DDQ}$ for DQ, DM, DQS, \overline{DQS} , and ODT.

NOTE 2 $V_{SS} = V_{SS}$ for CA[9:0], \overline{CK} , \overline{CS} , and CKE. $V_{SS} = V_{SS}$ for DQ, DM, DQS, \overline{DQS} , and ODT.

NOTE 3 Absolute maximum requirements apply.


NOTE 4 Maximum peak amplitude values are referenced from actual V_{DD} and V_{SS} values.

NOTE 5 Maximum area values are referenced from maximum operating V_{DD} and V_{SS} values.

Output buffer characteristics

HSUL_12 Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




NOTE 1 All output timing parameter values (t_{DQSCK} , t_{DQSQ} , t_{HZ} , t_{RPRE} , etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.

ODT Levels and I-V Characteristics

On-Die Termination effective resistance, R_{TT} , is defined by mode register MR11[1:0]. ODT is applied to the DQ, DM, and DQS/DQS pins. A functional representation of the on-die termination is shown in the figure below.

R_{TT} is defined by the following formula:

$$R_{TTPU} = (V_{DDQ} - V_{Out}) / |I_{Out}|$$



Input/output capacitance

Parameter	Symbol	Min	Max	Units	Notes
Input capacitance, CK and \overline{CK}	C_{CK}	0.5	1.4	pF	1,2
Input capacitance delta, CK and \overline{CK}	C_{DCK}	0	0.15	pF	1,2,3
Input capacitance, all other input-only pins	C_I	0.5	1.4	pF	1,2,4
Input capacitance delta, all other input-only pins	C_{DI}	-0.20	0.20	pF	1,2,5
Input/output capacitance, DQ, DM, DQS, \overline{DQS}	C_{IO}	1.0	2.0	pF	1,2,6,7
Input/output capacitance delta, DQS, \overline{DQS}	C_{DDQS}	0	0.2	pF	1,2,7,8
Input/output capacitance delta, DQ, DM	C_{DIO}	-0.25	0.25	pF	1,2,7,9
Input/output capacitance ZQ Pin	C_{ZQ}	0	2.65	pF	1,2

(T_{OPER} ; $V_{DDQ} = 1.14-1.3V$; $V_{DDCA} = 1.14-1.3V$; $V_{DD1} = 1.7-1.95V$, $V_{DD2} = 1.14-1.3V$)

NOTE 1 This parameter applies to die devices, RDL if needed (does not include package capacitance).

NOTE 2 This parameter is not subject to production test. It is verified. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with V_{DD1} , V_{DD2} , V_{DDQ} , V_{SS} , V_{SS} , V_{SS} applied and all other pins floating.

NOTE 3 Absolute value of $C_{CK} - C_{\overline{CK}}$.

NOTE 4 C_I applies to \overline{CS} , CKE, CA0-CA9, ODT.

NOTE 5 $C_{DI} = C_I - 0.5 * (C_{CK} + C_{\overline{CK}})$

NOTE 6 DM loading matches DQ and DQS.

NOTE 7 MR3 I/O configuration DS OP3-OP0 = 0001B (34.3 Ω typical)

NOTE 8 Absolute value of C_{DQS} and $C_{\overline{DQS}}$.

NOTE 9 $C_{DIO} = C_{IO} - 0.5 * (C_{DQS} + C_{\overline{DQS}})$ in byte-lane.

IDD Specification Parameters and Test Conditions

I_{DD} Measurement Conditions

The following definitions are used within the I_{DD} measurement tables unless stated otherwise:

LOW: $V_N \leq V_L(\text{DC}) \text{ MAX}$

HIGH: $V_N \geq V_H(\text{DC}) \text{ MIN}$

STABLE: Inputs are stable at a HIGH or LOW level

SWITCHING: See following 3 tables.

Definition of Switching for CA Input Signals

Switching for CA								
	CK (RISING) / $\overline{\text{CK}}$ (FALLING)	CK (FALLING) / $\overline{\text{CK}}$ (RISING)	CK (RISING) / $\overline{\text{CK}}$ (FALLING)	CK (FALLING) / $\overline{\text{CK}}$ (RISING)	CK (RISING) / $\overline{\text{CK}}$ (FALLING)	CK (FALLING) / $\overline{\text{CK}}$ (RISING)	CK (RISING) / $\overline{\text{CK}}$ (FALLING)	CK (FALLING) / $\overline{\text{CK}}$ (RISING)
Cycle	N		N+1		N+2		N+3	
$\overline{\text{CS}}$	HIGH		HIGH		HIGH		HIGH	
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA6	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA7	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA8	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA9	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

NOTE 1 $\overline{\text{CS}}$ must always be driven HIGH.

NOTE 2 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.

NOTE 3 The above pattern (N, N+1, N+2, N+3...) is used continuously during I_{DD} measurement for I_{DD} values that require SWITCHING on the CA bus.

Definition of Switching for IDD4R

Clock	CKE	\overline{CS}	Clock Cycle Number	Command	CA[0:2]	CA[3:9]	All DQ
Rising	H	L	N	Read_Rising	HLH	LHLHLHL	L
Falling	H	L	N	Read_Falling	LLL	LLLLLLL	L
Rising	H	H	N + 1	NOP	LLL	LLLLLLL	H
Falling	H	H	N + 1	NOP	LLL	LLLLLLL	L
Rising	H	H	N + 2	NOP	LLL	LLLLLLL	H
Falling	H	H	N + 2	NOP	LLL	LLLLLLL	H
Rising	H	H	N + 3	NOP	LLL	LLLLLLL	H
Falling	H	H	N + 3	NOP	HLH	HLHLHL	L
Rising	H	L	N + 4	Read_Rising	HLH	HLHLHL	H
Falling	H	L	N + 4	Read_Falling	LHH	HHHHHHH	H
Rising	H	H	N + 5	NOP	HHH	HHHHHHH	H
Falling	H	H	N + 5	NOP	HHH	HHHHHHH	L
Rising	H	H	N + 6	NOP	HHH	HHHHHHH	L
Falling	H	H	N + 6	NOP	HHH	HHHHHHH	L
Rising	H	H	N + 7	NOP	HHH	HHHHHHH	H
Falling	H	H	N + 7	NOP	HLH	LHLHLHL	L

NOTE 1 Data strobe (DQS) is changing between HIGH and LOW every clock cycle.

NOTE 2 The above pattern (N, N+1...) is used continuously during I_{DD} measurement for I_{DD4R} .

Definition of Switching for IDD4W

Clock	CKE	\overline{CS}	Clock Cycle Number	Command	CA[0:2]	CA[3:9]	All DQ
Rising	H	L	N	Write_Rising	HLL	LHLHLHL	L
Falling	H	L	N	Write_Falling	LLL	LLLLLLL	L
Rising	H	H	N + 1	NOP	LLL	LLLLLLL	H
Falling	H	H	N + 1	NOP	LLL	LLLLLLL	L
Rising	H	H	N + 2	NOP	LLL	LLLLLLL	H
Falling	H	H	N + 2	NOP	LLL	LLLLLLL	H
Rising	H	H	N + 3	NOP	LLL	LLLLLLL	H
Falling	H	H	N + 3	NOP	HLL	HLHLHL	L
Rising	H	L	N + 4	Write_Rising	HLL	HLHLHL	H
Falling	H	L	N + 4	Write_Falling	LHH	HHHHHHH	H
Rising	H	H	N + 5	NOP	HHH	HHHHHHH	H
Falling	H	H	N + 5	NOP	HHH	HHHHHHH	L
Rising	H	H	N + 6	NOP	HHH	HHHHHHH	L
Falling	H	H	N + 6	NOP	HHH	HHHHHHH	L
Rising	H	H	N + 7	NOP	HHH	HHHHHHH	H
Falling	H	H	N + 7	NOP	HLL	LHLHLHL	L

NOTE 1 Data strobe (DQS) is changing between HIGH and LOW every clock cycle.

NOTE 2 Data masking (DM) must always be driven LOW.

NOTE 3 The above pattern (N, N+1...) is used continuously during I_{DD} measurement for I_{DD4W} .

IDD Specifications

I_{DD} values are for the entire operating voltage range, and all of them are for the entire standard range.

I_{DD} Specification Parameters and Operating Conditions

Notes 1, 2, 3 apply for all values.

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current: tCK = tCK (MIN); tRC = tRC (MIN); CKE is HIGH; \overline{CS} is HIGH between valid commands; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	I_{DD01}	V_{DD1}	
	I_{DD02}	V_{DD2}	
	I_{DD0in}	V_{DDCA}, V_{DDQ}	4
Idle power-down standby current: tCK = tCK (MIN); CKE is LOW; \overline{CS} is HIGH; All banks are idle; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	I_{DD2P1}	V_{DD1}	
	I_{DD2P2}	V_{DD2}	
	$I_{DD2P,in}$	V_{DDCA}, V_{DDQ}	4
Idle power-down standby current with clock stop: CK = LOW, \overline{CK} = HIGH; CKE is LOW; \overline{CS} is HIGH; All banks are idle; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	I_{DD2PS1}	V_{DD1}	
	I_{DD2PS2}	V_{DD2}	
	$I_{DD2PS,in}$	V_{DDCA}, V_{DDQ}	4
Idle non-power-down standby current: tCK = tCK (MIN); CKE is HIGH; \overline{CS} is HIGH; All banks are idle; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	I_{DD2N1}	V_{DD1}	
	I_{DD2N2}	V_{DD2}	
	$I_{DD2N,in}$	V_{DDCA}, V_{DDQ}	4
Idle non-power-down standby current with clock stopped: CK = LOW; \overline{CK} = HIGH; CKE is HIGH; \overline{CS} is HIGH; All banks are idle; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	I_{DD2NS1}	V_{DD1}	
	I_{DD2NS2}	V_{DD2}	
	$I_{DD2NS,in}$	V_{DDCA}, V_{DDQ}	4
Active power-down standby current: tCK = tCK (MIN); CKE is LOW; \overline{CS} is HIGH; One bank is active; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	I_{DD3P1}	V_{DD1}	
	I_{DD3P2}	V_{DD2}	
	$I_{DD3P,in}$	V_{DDCA}, V_{DDQ}	4
Active power-down standby current with clock stop: CK = LOW; \overline{CK} = HIGH; CKE is LOW; \overline{CS} is HIGH; One bank is active; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	I_{DD3PS1}	V_{DD1}	
	I_{DD3PS2}	V_{DD2}	
	$I_{DD3PS,in}$	V_{DDCA}, V_{DDQ}	4
Active non-power-down standby current: tCK = tCK (MIN); CKE is HIGH; \overline{CS} is HIGH; One bank is active; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	I_{DD3N1}	V_{DD1}	
	I_{DD3N2}	V_{DD2}	
	$I_{DD3N,in}$	V_{DDCA}, V_{DDQ}	4
Active non-power-down standby current with clock stopped: CK = LOW; \overline{CK} = HIGH; CKE is HIGH; \overline{CS} is HIGH; One bank is active; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	I_{DD3NS1}	V_{DD1}	
	I_{DD3NS2}	V_{DD2}	
	$I_{DD3NS,in}$	V_{DDCA}, V_{DDQ}	4
Operating burst READ current: tCK = tCK (MIN); \overline{CS} is HIGH between valid commands; One bank is active; BL = 8; RL = RL (MIN); CA bus inputs are switching; 50% data change each burst transfer; ODT is disabled	I_{DD4R1}	V_{DD1}	8
	I_{DD4R2}	V_{DD2}	8
	$I_{DD4R,in}$	V_{DDCA}	8
	I_{DD4RQ}	V_{DDQ}	5, 8
Operating burst WRITE current: tCK = tCK (MIN); \overline{CS} is HIGH between valid commands; One bank is active; BL = 8; WL = WL (MIN); CA bus inputs are switching; 50% data change each burst transfer; ODT is disabled	I_{DD4W1}	V_{DD1}	8
	I_{DD4W2}	V_{DD2}	8
	$I_{DD4W,in}$	V_{DDCA}, V_{DDQ}	4, 8

Parameter/Condition	Symbol	Power Supply	Notes
All-bank REFRESH burst current: tCK = tCK (MIN); CKE is HIGH between valid commands; tRC = tRFCab (MIN); Burst refresh; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	I_{DD51}	V_{DD1}	
	I_{DD52}	V_{DD2}	
	I_{DD5IN}	V_{DDCA}, V_{DDQ}	4
All-bank REFRESH average current: tCK = tCK (MIN); CKE is HIGH between valid commands; tRC = tREFI; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	I_{DD5AB1}	V_{DD1}	
	I_{DD5AB2}	V_{DD2}	
	$I_{DD5AB,in}$	V_{DDCA}, V_{DDQ}	4
Per-bank REFRESH average current: tCK = tCK (MIN); CKE is HIGH between valid commands; tRC = tREFI/8; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	I_{DD5PB1}	V_{DD1}	
	I_{DD5PB2}	V_{DD2}	
	$I_{DD5PB,in}$	V_{DDCA}, V_{DDQ}	4
Self refresh current ($TC \leq +85^{\circ}C$): CK = LOW, \overline{CK} = HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; Maximum 1x self refresh rate; ODT is disabled	I_{DD61}	V_{DD1}	6, 7
	I_{DD62}	V_{DD2}	6, 7
	I_{DD6IN}	V_{DDCA}, V_{DDQ}	4,7

NOTE 1 Published IDD values are the maximum of the distribution of the arithmetic mean and are measured at 105°C.

NOTE 2 ODT disabled: MR11[2:0] = 000B.

NOTE 3 I_{DD} current specifications are tested after the device is properly initialized.

NOTE 4 Measured currents are the summation of V_{DDQ} and V_{DDCA} .

NOTE 5 Guaranteed by design with output load = 5 pF and $R_{ON} = 40$ ohm.

NOTE 6 The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh, before going into the elevated temperature range.

NOTE 7 This is the general definition that applies to full-array SELF REFRESH.

NOTE 8 Published IDD values of DDP with “one operation + one standby”,
The IDD values of QDP with “two operation + two standby”.

I_{DD6} Partial Array Self-Refresh Current

Parameter	Unit	
I_{DD6} Partial Array Self-Refresh Current	Full Array	μA
	1/2 Array	μA
	1/4 Array	μA
	1/8 Array	μA

NOTE 1 I_{DD6} currents are measured using bank-masking only.

NOTE 2 I_{DD} values published are the maximum of the distribution of the arithmetic mean.

IDD Specifications (2133Mbps)

Parameter Condition	Symbol	Power Supply	178B SDP	178B DDP	178B QDP	Unit
			1CH1CS; X32	1CH2CS; X32	1CH2CS; X32	
Operating one bank active-precharge current	I_{DD01}	V_{DD1}	15.00	30.00	60.00	mA
	I_{DD02}	V_{DD2}	60.00	120.00	240.00	
	I_{DD0in}	V_{DDCA}, V_{DDQ}	10.50	21.00	42.00	
Idle power-down standby current	I_{DD2P1}	V_{DD1}	3.50	7.00	14.00	mA
	I_{DD2P2}	V_{DD2}	5.00	10.00	20.00	
	$I_{DD2P,in}$	V_{DDCA}, V_{DDQ}	0.20	0.40	0.80	
Idle power-down standby current with clock stop	I_{DD2PS1}	V_{DD1}	3.50	7.00	14.00	mA
	I_{DD2PS2}	V_{DD2}	5.00	10.00	20.00	
	$I_{DD2PS,in}$	V_{DDCA}, V_{DDQ}	0.20	0.40	0.80	
Idle non-power-down standby current	I_{DD2N1}	V_{DD1}	3.50	7.00	14.00	mA
	I_{DD2N2}	V_{DD2}	28.00	56.00	112.00	
	$I_{DD2N,in}$	V_{DDCA}, V_{DDQ}	10.00	20.00	40.00	
Idle non-power-down standby current with clock stopped	I_{DD2NS1}	V_{DD1}	3.50	7.00	14.00	mA
	I_{DD2NS2}	V_{DD2}	14.00	28.00	56.00	
	$I_{DD2NS,in}$	V_{DDCA}, V_{DDQ}	6.50	13.00	26.00	
Active power-down standby current	I_{DD3P1}	V_{DD1}	5.00	10.00	20.00	mA
	I_{DD3P2}	V_{DD2}	16.00	32.00	64.00	
	$I_{DD3P,in}$	V_{DDCA}, V_{DDQ}	0.40	0.80	1.60	
Active power-down standby current with clock stop	I_{DD3PS1}	V_{DD1}	5.00	10.00	20.00	mA
	I_{DD3PS2}	V_{DD2}	16.00	32.00	64.00	
	$I_{DD3PS,in}$	V_{DDCA}, V_{DDQ}	0.40	0.80	1.60	
Active non-power-down standby current	I_{DD3N1}	V_{DD1}	5.00	10.00	20.00	mA
	I_{DD3N2}	V_{DD2}	41.00	82.00	164.00	
	$I_{DD3N,in}$	V_{DDCA}, V_{DDQ}	10.00	20.00	40.00	
Active non-power-down standby current with clock stopped	I_{DD3NS1}	V_{DD1}	5.00	10.00	20.00	mA
	I_{DD3NS2}	V_{DD2}	23.00	46.00	92.00	
	$I_{DD3NS,in}$	V_{DDCA}, V_{DDQ}	7.00	14.00	28.00	
Operating burst READ current	I_{DD4R1}	V_{DD1}	5.50	9.00	18.00	mA
	I_{DD4R2}	V_{DD2}	280.00	340.00	560.00	
	$I_{DD4R,in}$	V_{DDCA}	9.00	11.00	22.00	
Operating burst WRITE current	I_{DD4W1}	V_{DD1}	5.50	9.00	18.00	mA
	I_{DD4W2}	V_{DD2}	320.00	390.00	640.00	
	$I_{DD4W,in}$	V_{DDCA}, V_{DDQ}	62.00	75.00	120.00	

Parameter Condition	Symbol	Power Supply	178B SDP	178B DDP	178B QDP	Unit
			1CH1CS; X32	1CH2CS; X32	1CH2CS; X32	
All-bank REFRESH burst current	I_{DD51}	V_{DD1}	32.00	64.00	128.00	mA
	I_{DD52}	V_{DD2}	185.00	370.00	740.00	
	I_{DD5IN}	V_{DDCA}, V_{DDQ}	11.00	22.00	44.00	
All-bank REFRESH average current	I_{DD5AB1}	V_{DD1}	6.00	12.00	24.00	mA
	I_{DD5AB2}	V_{DD2}	37.00	74.00	148.00	
	$I_{DD5AB,in}$	V_{DDCA}, V_{DDQ}	9.50	19.00	38.00	
Per-bank REFRESH average current	I_{DD5PB1}	V_{DD1}	6.00	12.00	24.00	mA
	I_{DD5PB2}	V_{DD2}	38.00	76.00	152.00	
	$I_{DD5PB,in}$	V_{DDCA}, V_{DDQ}	10.00	20.00	40.00	
Self refresh current (Full Array; $TC \leq +85^{\circ}C$)	I_{DD61} (full Array)	V_{DD1}	4200	8400	16800	μA
	I_{DD62} (full Array)	V_{DD2}	13500	27000	54000	
	I_{DD6IN} (full Array)	V_{DDCA}, V_{DDQ}	145	290	580	
Self refresh current (1/2 Array; $TC \leq +85^{\circ}C$)	I_{DD61} (1/2 Array)	V_{DD1}	3700	7400	14800	
	I_{DD62} (1/2 Array)	V_{DD2}	10000	20000	40000	
	I_{DD6IN} (1/2 Array)	V_{DDCA}, V_{DDQ}	145	290	580	
Self refresh current (1/4 Array; $TC \leq +85^{\circ}C$)	I_{DD61} (1/4 Array)	V_{DD1}	3500	7000	14000	
	I_{DD62} (1/4 Array)	V_{DD2}	8000	16000	32000	
	I_{DD6IN} (1/4 Array)	V_{DDCA}, V_{DDQ}	150	300	600	
Self refresh current (1/8 Array; $TC \leq +85^{\circ}C$)	I_{DD61} (1/8 Array)	V_{DD1}	3300	6600	13200	
	I_{DD62} (1/8 Array)	V_{DD2}	7000	14000	28000	
	I_{DD6IN} (1/8 Array)	V_{DDCA}, V_{DDQ}	145	290	580	

IDD Specifications (1866Mbps)

Parameter Condition	Symbol	Power Supply	178B SDP	168/178B DDP	178B QDP	216/256/253B DDP	216/256/253B QDP	Unit
			1CH1CS; X32	1CH2CS; X32	1CH2CS; X32	2CH2CS; X64	2CH4CS; X64	
Operating one bank active-precharge current	I_{DD01}	V_{DD1}	15.00	30.00	60.00	30.00	60.00	mA
	I_{DD02}	V_{DD2}	60.00	120.00	240.00	120.00	240.00	
	I_{DD0in}	V_{DDCA}, V_{DDQ}	10.50	21.00	42.00	21.00	42.00	
Idle power-down standby current	I_{DD2P1}	V_{DD1}	3.50	7.00	14.00	7.00	14.00	mA
	I_{DD2P2}	V_{DD2}	5.00	10.00	20.00	10.00	20.00	
	$I_{DD2P,in}$	V_{DDCA}, V_{DDQ}	0.20	0.40	0.80	0.40	0.80	
Idle power-down standby current with clock stop	I_{DD2PS1}	V_{DD1}	3.50	7.00	14.00	7.00	14.00	mA
	I_{DD2PS2}	V_{DD2}	5.00	10.00	20.00	10.00	20.00	
	$I_{DD2PS,in}$	V_{DDCA}, V_{DDQ}	0.20	0.40	0.80	0.40	0.80	
Idle non-power-down standby current	I_{DD2N1}	V_{DD1}	3.50	7.00	14.00	7.00	14.00	mA
	I_{DD2N2}	V_{DD2}	28.00	56.00	112.00	56.00	112.00	
	$I_{DD2N,in}$	V_{DDCA}, V_{DDQ}	10.00	20.00	40.00	20.00	40.00	
Idle non-power-down standby current with clock stopped	I_{DD2NS1}	V_{DD1}	3.50	7.00	14.00	7.00	14.00	mA
	I_{DD2NS2}	V_{DD2}	14.00	28.00	56.00	28.00	56.00	
	$I_{DD2NS,in}$	V_{DDCA}, V_{DDQ}	6.50	13.00	26.00	13.00	26.00	
Active power-down standby current	I_{DD3P1}	V_{DD1}	5.00	10.00	20.00	10.00	20.00	mA
	I_{DD3P2}	V_{DD2}	16.00	32.00	64.00	32.00	64.00	
	$I_{DD3P,in}$	V_{DDCA}, V_{DDQ}	0.40	0.80	1.60	0.80	1.60	
Active power-down standby current with clock stop	I_{DD3PS1}	V_{DD1}	5.00	10.00	20.00	10.00	20.00	mA
	I_{DD3PS2}	V_{DD2}	16.00	32.00	64.00	32.00	64.00	
	$I_{DD3PS,in}$	V_{DDCA}, V_{DDQ}	0.40	0.80	1.60	0.80	1.60	
Active non-power-down standby current	I_{DD3N1}	V_{DD1}	5.00	10.00	20.00	10.00	20.00	mA
	I_{DD3N2}	V_{DD2}	41.00	82.00	164.00	82.00	164.00	
	$I_{DD3N,in}$	V_{DDCA}, V_{DDQ}	10.00	20.00	40.00	20.00	40.00	
Active non-power-down standby current with clock stopped	I_{DD3NS1}	V_{DD1}	5.00	10.00	20.00	10.00	20.00	mA
	I_{DD3NS2}	V_{DD2}	23.00	46.00	92.00	46.00	92.00	
	$I_{DD3NS,in}$	V_{DDCA}, V_{DDQ}	7.00	14.00	28.00	14.00	28.00	
Operating burst READ current	I_{DD4R1}	V_{DD1}	5.50	9.00	18.00	11.00	18.00	mA
	I_{DD4R2}	V_{DD2}	270.00	330.00	540.00	540.00	660.00	
	$I_{DD4R,in}$	V_{DDCA}	9.00	11.00	22.00	18.00	22.00	
Operating burst WRITE current	I_{DD4W1}	V_{DD1}	5.50	9.00	18.00	11.00	18.00	mA
	I_{DD4W2}	V_{DD2}	310.00	380.00	620.00	620.00	760.00	

Parameter Condition	Symbol	Power Supply	178B SDP	168/178B DDP	178B QDP	216/256/253B DDP	216/256/253B QDP	Unit
			1CH1CS; X32	1CH2CS; X32	1CH2CS; X32	2CH2CS; X64	2CH4CS; X64	
	$I_{DD4W,in}$	V_{DDCA}, V_{DDQ}	62.00	75.00	120.00	124.00	150.00	
All-bank REFRESH burst current	I_{DD51}	V_{DD1}	32.00	64.00	128.00	64.00	128.00	mA
	I_{DD52}	V_{DD2}	180.00	360.00	720.00	360.00	720.00	
	I_{DD5IN}	V_{DDCA}, V_{DDQ}	11.00	22.00	44.00	22.00	44.00	
All-bank REFRESH average current	I_{DD5AB1}	V_{DD1}	6.00	12.00	24.00	12.00	24.00	mA
	I_{DD5AB2}	V_{DD2}	37.00	74.00	148.00	74.00	148.00	
	$I_{DD5AB,in}$	V_{DDCA}, V_{DDQ}	9.50	19.00	38.00	19.00	38.00	
Per-bank REFRESH average current	I_{DD5PB1}	V_{DD1}	6.00	12.00	24.00	12.00	24.00	mA
	I_{DD5PB2}	V_{DD2}	38.00	76.00	152.00	76.00	152.00	
	$I_{DD5PB,in}$	V_{DDCA}, V_{DDQ}	10.00	20.00	40.00	20.00	40.00	
Self refresh current (Full Array; $TC \leq +85^{\circ}C$)	I_{DD61} (full Array)	V_{DD1}	4200	8400	16800	8400	16800	μA
	I_{DD62} (full Array)	V_{DD2}	13500	27000	54000	27000	54000	
	I_{DD6IN} (full Array)	V_{DDCA}, V_{DDQ}	145	290	580	290	580	
Self refresh current (1/2 Array; $TC \leq +85^{\circ}C$)	I_{DD61} (1/2 Array)	V_{DD1}	3700	7400	14800	7400	14800	
	I_{DD62} (1/2 Array)	V_{DD2}	10000	20000	40000	20000	40000	
	I_{DD6IN} (1/2 Array)	V_{DDCA}, V_{DDQ}	145	290	580	290	580	
Self refresh current (1/4 Array; $TC \leq +85^{\circ}C$)	I_{DD61} (1/4 Array)	V_{DD1}	3500	7000	14000	7000	14000	
	I_{DD62} (1/4 Array)	V_{DD2}	8000	16000	32000	16000	32000	
	I_{DD6IN} (1/4 Array)	V_{DDCA}, V_{DDQ}	150	300	600	300	600	
Self refresh current (1/8 Array; $TC \leq +85^{\circ}C$)	I_{DD61} (1/8 Array)	V_{DD1}	3300	6600	13200	6600	13200	
	I_{DD62} (1/8 Array)	V_{DD2}	7000	14000	28000	14000	28000	
	I_{DD6IN} (1/8 Array)	V_{DDCA}, V_{DDQ}	145	290	580	290	580	

Electrical Characteristic and AC Timing

Clock Specification

The specified clock jitter is a random jitter with Gaussian distribution. Input clocks violating minimum or maximum values may result in device malfunction.

Definitions and Calculations

Symbol	Description	Calculation	Notes
$tCK(avg)$ and nCK	<p>The average clock period across any consecutive 200-cycle window. Each clock period is calculated from rising clock edge to rising clock edge.</p> <p>Unit $tCK(avg)$ represents the actual clock average $tCK(avg)$ of the input clock under operation. Unit nCK represents one clock cycle of the input clock, counting from actual clock edge to actual clock edge.</p> <p>$tCK(avg)$ can change no more than $\pm 1\%$ within a 100-clock-cycle window, provided that all jitter and timing specifications are met.</p>	$tCK(avg) = \left(\sum_{j=1}^N tCK_j \right) / N$ <p>where $N = 200$</p>	
$tCK(abs)$	The absolute clock period, as measured from one rising clock edge to the next consecutive rising clock edge. $tCK(abs)$ is not subject to production test.		
$tCH(avg)$	The average HIGH pulse width, as calculated across any 200 consecutive HIGH pulses.	$tCH(avg) = \left(\sum_{j=1}^N tCH_j \right) / (N \times tCK(avg))$ <p>where $N = 200$</p>	
$tCL(avg)$	The average LOW pulse width, as calculated across any 200 consecutive LOW pulses.	$tCL(avg) = \left(\sum_{j=1}^N tCL_j \right) / (N \times tCK(avg))$ <p>where $N = 200$</p>	
$tJIT(per)$	The single-period jitter defined as the largest deviation of any signal tCK from $tCK(avg)$. $tJIT(per)$ is not subject to production test.	$tJIT(per) = \min/\max \text{ of } \left[tCK_i - tCK(avg) \right]$ <p>Where $i = 1$ to 200</p>	
$tJIT(per),act$	The actual clock jitter for a given system.		
$tJIT(per),allowed$	The specified clock period jitter allowance.		
$tJIT(cc)$	The absolute difference in clock periods between two consecutive clock cycles. $tJIT(cc)$ defines the cycle-to-cycle jitter. $tJIT(cc)$ is not subject to production test.	$tJIT(cc) = \max \text{ of } \left[tCK_{i+1} - tCK_i \right]$	

Symbol	Description	Calculation	Notes
$tERR(nper)$	The cumulative error across n multiple consecutive cycles from $tCK(avg)$.	$tERR(nper) = \left[\sum_{j=i}^{i+n-1} tCK_j \right] - (n \times tCK(avg))$	
$tERR(nper),act$	The actual cumulative error over n cycles for a given system.		
$tERR(nper),allowed$	The specified cumulative error allowance over n cycles.		
$tERR(nper),min$	The minimum $tERR(nper)$.	$tERR(nper),min = (1 + 0.68LN(n)) \times tJIT(per),min$	
$tERR(nper),max$	The maximum $tERR(nper)$.	$tERR(nper),max = (1 + 0.68LN(n)) \times tJIT(per),max$	
$tJIT(duty)$	Defined with tCH jitter and tCL jitter. tCH jitter is the largest deviation of any single tCH from $tCH(avg)$. tCL jitter is the largest deviation of any single tCL from $tCL(avg)$.	$tJIT(duty),min =$ $MIN((tCH(abs),min - tCH(avg),min),$ $(tCL(abs),min - tCL(avg),min)) \times tCK(avg)$ $tJIT(duty),max =$ $MAX((tCH(abs),max - tCH(avg),max),$ $(tCL(abs),max - tCL(avg),max)) \times tCK(avg)$	

Notes:

1. Not subject to production testing.
2. Using these equations, $tERR(nper)$ tables can be generated for each $tJIT(per),act$ value.

Definition for $tCK(abs)$, $tCH(abs)$ and $tCL(abs)$

These parameters are specified per their average values, however, it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.

Symbol	Parameter	Minimum	Unit
$tCK(abs)$	Absolute clock period	$tCK(avg),min + tJIT(per),min$	ps ¹
$tCH(abs)$	Absolute clock HIGH pulse width	$tCH(avg),min + tJIT(duty)^2,min / tCK(avg),min$	$tCK(avg)$
$tCL(abs)$	Absolute clock LOW pulse width	$tCL(avg),min + tJIT(duty)^2,min / tCK(avg),min$	$tCK(avg)$

Notes:

1. $tCK(avg),min$ is expressed in ps for this table.
2. $tJIT(duty),min$ is a negative value.

Period Clock Jitter

LPDDR3 devices can tolerate some clock period jitter without core timing parameter derating. This section describes device timing requirements with clock period jitter ($t_{JIT(per)}$) in excess of the values found in the AC timing table. Calculating cycle time derating and clock cycle derating are also described.

Clock Period Jitter Effects on Core Timing Parameters(t_{RCD} , t_{RP} , t_{RTP} , t_{WR} , t_{WRA} , t_{WTR} , t_{RC} , t_{RAS} , t_{RRD} , t_{FAW})

Core timing parameters extend across multiple clock cycles. Period clock jitter impacts these parameters when measured in numbers of clock cycles. Within the specification limits, the device is characterized and verified to support $tnPARAM = RU[tPARAM / tCK(avg)]$. During device operation where clock jitter is outside specification limits, the number of clocks or $tCK(avg)$, may need to be increased based on the values for each core timing parameter.

Cycle Time Derating for Core Timing Parameters

For a given number of clocks ($tnPARAM$), for each core timing parameter, average clock period ($tCK(avg)$) and actual cumulative period error ($tERR(tnPARAM),act$) in excess of the allowed cumulative period error ($tERR(tnPARAM),allowed$), the equation below calculates the amount of cycle time de-rating (in ns) required if the equation results in a positive value for a core timing parameter.

$$CycleTimeDerating = MAX\left\{\left(\frac{tPARAM + tERR(tnPARAM),act - tERR(tnPARAM),allowed}{tnPARAM} - tCK(avg)\right), 0\right\}$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.

Clock Cycle Derating for Core Timing Parameters

For a given number of clocks ($tnPARAM$) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter ($t_{JIT(per)}$).

For a given number of clocks ($tnPARAM$), for each core timing parameter, average clock period ($tCK(avg)$) and actual cumulative period error ($tERR(tnPARAM),act$) in excess of the allowed cumulative period error ($tERR(tnPARAM),allowed$), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter.

$$ClockCycleDerating = RU\left\{\frac{tPARAM + tERR(tnPARAM),act - tERR(tnPARAM),allowed}{tCK(avg)}\right\} - tnPARAM$$

A clock cycle de-rating analysis should be conducted for each core timing parameter.

Clock Jitter Effects on Command/Address Timing Parameters(t_{ISCA} , t_{IHCA} , t_{ISCS} , t_{IHCS} , t_{ISCKE} , t_{IHCKE} , t_{ISb} , t_{IHb} , t_{ISCKEb} , t_{IHCKEb})

These parameters are measured from a command/address signal (CKE, \overline{CS} , CA0 - CA9) transition edge to its respective clock signal (CK/ \overline{CK}) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. $t_{JIT(per)}$), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.

Clock Jitter Effects on READ Timing Parameters

t_{RPRE}

When the device is operated with input clock jitter, t_{RPRE} must be derated by the actual period jitter($t_{JIT(per),act,max}$) of the input clock that exceeds the allowed period jitter($t_{JIT(per),allowed,max}$). Output de-ratings are relative to the input clock.

$$t_{RPRE}(min, derated) = 0.9 - \left(\frac{0.9 t_{JIT(per), act,max} - t_{JIT(per), allowed,max}}{t_{CK}(avg)} \right)$$

For example, if the measured jitter into a LPDDR3-1600 device has $t_{CK}(avg) = 1250ps$, $t_{JIT(per),act,min} = -92ps$, and $t_{JIT(per),act,max} = +134ps$, then

$$t_{RPRE,min,derated} = 0.9 - (t_{JIT(per),act,max} - t_{JIT(per),allowed,max})/t_{CK}(avg) = 0.9 - (134 - 100)/1250 = 0.8728 t_{CK}(avg)$$

$t_{LZ(DQ)}$, $t_{HZ(DQ)}$, t_{DQSCK} , $t_{LZ(DQS)}$, $t_{HZ(DQS)}$

These parameters are measured from a specific clock edge to a data signal transition (DM_n or DQ_m, where: n = 0, 1, 2, or 3; and m = DQ[31:0]), and specified timings must be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (for instance, $t_{JIT(per)}$).

t_{QSH} , t_{QSL}

These parameters are affected by duty cycle jitter which is represented by $t_{CH}(abs)min$ and $t_{CL}(abs)min$. These parameters determine absolute Data-Valid Window (DVW) at the LPDDR3 device pin.

Absolute min DVW @ LPDDR3 device pin =

$$\min\{ (t_{QSH}(abs)min - t_{DQSQmax}), (t_{QSL}(abs)min - t_{DQSQmax}) \}$$

This minimum DVW shall be met at the target frequency regardless of clock jitter.

t_{RPST}

t_{RPST} is affected by duty cycle jitter, represented by $t_{CL}(abs)$. Therefore, $t_{RPST}(abs)min$ can be specified by $t_{CL}(abs)min$.

$$t_{RPST}(abs)min = t_{CL}(abs)min - 0.05 = t_{QSL}(abs)min$$

Clock Jitter Effects on WRITE Timing Parameters

tDS, tDH

These parameters are measured from a data signal (DM_n or DQ_m, where n = 0, 1, 2, 3; and m = DQ[31:0]) transition edge to its respective data strobe signal (DQS_n, $\overline{DQS}_n = 0,1,2,3$) crossing. The specification values are not affected by the amount of tJIT(per) applied, as the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

tDSS, tDSH

These parameters are measured from a data strobe signal (DQS_x, \overline{DQS}_x) crossing to its respective clock signal (CK, \overline{CK}) crossing. The specification values are not affected by the amount of tJIT(per) applied, as the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

tDQSS

This parameter is measured from a data strobe signal (DQS_x, \overline{DQS}_x) crossing to the subsequent clock signal (CK/ \overline{CK}) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter tJIT(per)_{act} of the input clock in excess of the allowed period jitter tJIT(per)_{allowed}.

$$tDQSS(\text{min, derated}) = 0.75 - \frac{tJIT(\text{per})_{\text{act,min}} - tJIT(\text{per})_{\text{allowed,min}}}{tCK(\text{avg})}$$

$$tDQSS(\text{max, derated}) = 1.25 - \frac{tJIT(\text{per})_{\text{act,max}} - tJIT(\text{per})_{\text{allowed,max}}}{tCK(\text{avg})}$$

For example, if the measured jitter into an LPDDR3-1600 device has tCK(avg) = 1250ps, tJIT(per)_{act,min} = -92ps, and tJIT(per)_{act,max} = +134ps, then:

tDQSS_(min,derated) = 0.75 - (tJIT(per)_{act,min} - tJIT(per)_{allowed,min})/tCK(avg) = 0.75 - (-93 + 100)/1250 = 0.7444 tCK(avg), and

tDQSS_(max,derated) = 1.25 - (tJIT(per)_{act,max} - tJIT(per)_{allowed,max})/tCK(avg) = 1.25 - (134 - 100)/1250 = 1.2228 tCK(avg).

REFRESH Requirements

LPDDR3 Refresh Requirement Parameters (Per density)

Parameter		Symbol	8 Gb	Unit
Number of Banks			8	-
Refresh Window: $T_{case} \leq 85^{\circ}\text{C}$		tREFW	32	ms
Refresh Window: $85^{\circ}\text{C} < T_{case} \leq 95^{\circ}\text{C}$		tREFW	16	ms
Refresh Window: $95^{\circ}\text{C} < T_{case} \leq 105^{\circ}\text{C}$		tREFW	8	ms
Required number of REFRESH commands (min)		R	8,192	-
Average time between REFRESH commands $T_{case} \leq 85^{\circ}\text{C}$	REFab	tREFI	3.9	μs
	REFpb	tREFIpb	0.4875	μs
Average time between REFRESH commands $85^{\circ}\text{C} < T_{case} \leq 95^{\circ}\text{C}$	REFab	tREFI	1.95	μs
	REFpb	tREFIpb	0.24375	μs
Average time between REFRESH commands $95^{\circ}\text{C} < T_{case} \leq 105^{\circ}\text{C}$	REFab	tREFI	0.975	μs
	REFpb	tREFIpb	0.121875	μs
Refresh Cycle time		tRFCab	210	ns
Per Bank Refresh Cycle time		tRFCpb	90	ns

LPDDR3 Read and Write Latencies

Parameter	Value									Unit
	166	400	533	600	667	733	800	933	1066	
Max. Clock Frequency	166	400	533	600	667	733	800	933	1066	MHz
Max. Data Rate	333	800	1066	1200	1333	1466	1600	1866	2133	Mbps
Average Clock Period	6	2.5	1.875	1.67	1.5	1.36	1.25	1.071	0.938	ns
Read Latency	3 ¹	6	8	9	10	11	12	14	16	tCK(avg)
Write Latency (Set A)	1 ¹	3	4	5	6	6	6	8	8	tCK(avg)
Write Latency (Set B) ²	1 ¹	3	4	5	8	9	9	11	13	tCK(avg)

NOTE 1 RL=3/WL=1 setting is an optional feature. Refer to MR0 OP<7>.

NOTE 2 Write Latency (Set B) support is an optional feature. Refer to MR0 OP<6>.

NOTE 3 Clock Frequency herewith is a reference base on JEDEC's. Precise tCK setting needs to follow where defined on speed compatible table in section "Operating frequency", exceptional setting please confirm with NTC.

AC Timing

(Data rate 2133, 1866, 1600,1333 Specifications and conditions)

Notes 1–4 apply to all parameters. Notes begin below table.

Parameter	Symbol	Min/ Max	Data Rate				Unit
			2133	1866	1600	1333	
Maximum clock frequency	f_{CK}	–	1066	933	800	667	MHz
Clock Timing							
Average clock period	t_{CK(avg)} ²¹	MIN	0.938	1.071	1.25	1.5	ns
		MAX	100				
Average HIGH pulse width	t_{CH(avg)}	MIN	0.45				t _{CK(avg)}
		MAX	0.55				
Average LOW pulse width	t_{CL(avg)}	MIN	0.45				t _{CK(avg)}
		MAX	0.55				
Absolute clock period	t_{CK(abs)}	MIN	<i>t_{CK(avg)} MIN + t_{JIT(per)} MIN</i>				ns
Absolute clock HIGH pulse width	t_{CH(abs)}	MIN	0.43				t _{CK(avg)}
		MAX	0.57				
Absolute clock LOW pulse width	t_{CL(abs)}	MIN	0.43				t _{CK(avg)}
		MAX	0.57				
Clock period jitter (with supported jitter)	t_{JIT(per)} , allowed	MIN	-50	-60	-70	-80	ps
		MAX	50	60	70	80	
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	t_{JIT(cc)} , allowed	MAX	100	120	140	160	ps
Duty cycle jitter (with supported jitter)	t_{JIT(duty)} , allowed	MIN	<i>min((t_{CH(abs),min} - t_{CH(avg),min}), (t_{CL(abs),min} - t_{CL(avg),min})) × t_{CK(avg)}</i>				ps
		MAX	<i>max((t_{CH(abs),max} - t_{CH(avg),max}), (t_{CL(abs),max} - t_{CL(avg),max})) × t_{CK(avg)}</i>				
Cumulative errors across 2 cycles	t_{ERR(2per)} , allowed	MIN	-74	-88	-103	-118	ps
		MAX	74	88	103	118	
Cumulative errors across 3 cycles	t_{ERR(3per)} , allowed	MIN	-87	-105	-122	-140	ps
		MAX	87	105	122	140	
Cumulative errors across 4 cycles	t_{ERR(4per)} , allowed	MIN	-97	-117	-136	-155	ps
		MAX	97	117	136	155	
Cumulative errors across 5 cycles	t_{ERR(5per)} , allowed	MIN	-105	-126	-147	-168	ps
		MAX	105	126	147	168	
Cumulative errors across 6 cycles	t_{ERR(6per)} , allowed	MIN	-111	-133	-155	-177	ps
		MAX	111	133	155	177	
Cumulative errors across 7 cycles	t_{ERR(7per)} , allowed	MIN	-116	-139	-163	-186	ps
		MAX	116	139	163	186	
Cumulative errors across 8 cycles	t_{ERR(8per)} , allowed	MIN	-121	-145	-169	-193	ps
		MAX	121	145	169	193	
Cumulative errors across 9 cycles	t_{ERR(9per)} , allowed	MIN	-125	-150	-175	-200	ps
		MAX	125	150	175	200	
Cumulative errors across 10 cycles	t_{ERR(10per)} , allowed	MIN	-128	-154	-180	-205	ps
		MAX	128	154	180	205	
Cumulative errors across 11 cycles	t_{ERR(11per)} , allowed	MIN	-132	-158	-184	-210	ps
		MAX	132	158	184	210	
Cumulative errors across 12 cycles	t_{ERR(12per)} , allowed	MIN	-134	-161	-188	-215	ps
		MAX	134	161	188	215	

Parameter	Symbol	Min/ Max	Data Rate				Unit
			2133	1866	1600	1333	
Clock Timing							
Cumulative errors across n = 13, 14, 15..., 19, 20 cycles	tERR(nper), allowed	MIN	$tERR(nper), allowed MIN = (1 + 0.68ln(n)) \times tJIT(per),$ allowed MIN				ps
		MAX	$tERR(nper), allowed MAX = (1 + 0.68ln(n))$ $\times tJIT(per), allowed MAX$				
ZQ Calibration Parameters							
Initialization calibration time	tZQINIT	MIN	1				μs
Long calibration time	tZQCL	MIN	360				ns
Short calibration time	tZQCS	MIN	90				ns
Calibration RESET time	tZQRESET	MIN	max(50ns, 3nCK)				ns
READ Parameters⁵							
DQS output access time from CK/ \overline{CK}	tDQSCK	MIN	2500				ps
		MAX	5500				
DQSCK delta short	tDQSCKDS	MAX	165	190	220	265	ps
DQSCK delta medium	tDQSCKDM	MAX	380	435	511	593	ps
DQSCK delta long	tDQSCKDL	MAX	460	525	614	733	ps
DQS-DQ skew	tDQSQ	MAX	100	115	135	165	ps
DQS output HIGH pulse width	tQSH	MIN	$tCH(abs) - 0.05$				tCK(avg)
DQS output LOW pulse width	tQSL	MIN	$tCL(abs) - 0.05$				tCK(avg)
DQ/DQS output hold time from DQS	tQH	MIN	min(tQSH, tQSL)				ps
READ preamble	tRPRE	MIN	0.9				tCK(avg)
READ postamble	tRPST	MIN	0.3				tCK(avg)
DQS Low-Z from clock	tLZ(DQS)	MIN	tDQSCK (MIN) - 300				ps
DQ Low-Z from clock	tLZ(DQ)	MIN	tDQSCK, (MIN) - 300				ps
DQS High-Z from clock	tHZ(DQS)	MAX	tDQSCK, (MAX) - 100				ps
DQ High-Z from clock	tHZ(DQ)	MAX	tDQSCK, (MAX) + (1.4 × tDQSQ, (MAX))				ps
WRITE Parameters⁵							
DQ and DM input hold time (VREF based)	tDH	MIN	115	130	150	175	ps
DQ and DM input setup time (VREF based)	tDS	MIN	115	130	150	175	ps
DQ and DM input pulse width	tDIPW	MIN	0.35				tCK(avg)
Write command to 1st DQS latching transition	tDQSS	MIN	0.75				tCK(avg)
		MAX	1.25				
DQS input high-level width	tDQSH	MIN	0.4				tCK(avg)
DQS input low-level width	tDQSL	MIN	0.4				tCK(avg)
DQS falling edge to CK setup time	tDSS	MIN	0.2				tCK(avg)
DQS falling edge hold time from CK	tDSH	MIN	0.2				tCK(avg)
Write postamble	tWPST	MIN	0.4				tCK(avg)
Write preamble	tWPRE	MIN	0.8				tCK(avg)
CKE Input Parameters							
CKE minimum pulse width (HIGH and LOW pulse width)	tCKE	MIN	max(7.5ns, 3nCK)				ns
CKE input setup time	tISCKE	MIN	0.25				tCK(avg)
CKE input hold time	tIHCKE	MIN	0.25				tCK(avg)
Command path disable delay	tCPDED	MIN	2				tCK(avg)
Command Address Input Parameters⁵							
Address and control input setup time	tISCA	MIN	115	130	150	175	ps
Address and control input hold time	tIHCA	MIN	115	130	150	175	ps
\overline{CS} input setup time	tISCS	MIN	205	230	270	290	ps
\overline{CS} input hold time	tIHCS	MIN	205	230	270	290	ps

Parameter	Symbol	Min/ Max	Data Rate				Unit
			2133	1866	1600	1333	
Command Address Input Parameters⁵							
Address and control input pulse width	tIPWCA	MIN	0.35				tCK(avg)
CS input pulse width	tIPWCS	MIN	0.7				tCK(avg)
Boot Parameters (10 MHz–55 MHz)^{17, 18, 19}							
Clock cycle time	tCKb	MAX	100				ns
		MIN	18				
CKE input setup time	tISCKEb	MIN	2.5				ns
CKE input hold time	tIHCKEb	MIN	2.5				ns
Address and control input setup time	tISb	MIN	1150				ps
Address and control input hold time	tIHb	MIN	1150				ps
DQS output data access time from CK/CK	tDQSCKb	MIN	2				ns
		MAX	10				
Data strobe edge to output data edge	tDQSQb	MAX	1.2				ns
Mode Register Parameters							
MODE REGISTER WRITE command period	tMRW	MIN	10				tCK(avg)
MODE REGISTER READ command period	tMRR	MIN	4				tCK(avg)
Additional time after tXP has expired until the MRR command may be issued	tMRRI	MIN	tRCD(min)				ns
Core Parameters²⁰							
READ latency	RL	MIN	16	14	12	10	tCK(avg)
WRITE latency(Set A)	WL	MIN	8	8	6	6	tCK(avg)
WRITE latency(Set B)	WL	MIN	13	11	9	8	tCK(avg)
ACTIVATE-to- ACTIVATE command period	tRC	MIN	tRAS + tRPab (with all-bank precharge) tRAS + tRPpb (with per-bank precharge)				ns
CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH)	tCKESR	MIN	max(15ns,3nCK)				ns
SELF REFRESH exit to next valid command delay	tXSR	MIN	max(tRFCab + 10ns,2nCK)				ns
Exit power- down to next valid command delay	tXP	MIN	max(7.5ns,3nCK)				ns
CAS-to-CAS delay	tCCD	MIN	4				tCK(avg)
Internal READ to PRECHARGE command delay	tRTP	MIN	max(7.5ns,4nCK)				ns
RAS-to-CAS delay	tRCD (typ)	MIN	max(18ns,3nCK)				ns
Row precharge time (single bank)	tRPpb (typ)	MIN	max(18ns,3nCK)				ns
Row precharge time (all banks)	tRPPab (typ)	MIN	max(21ns,3nCK)				ns
Row active time	tRAS	MIN	max(42ns,3nCK)				ns
		MAX	70				μs
WRITE recovery time	tWR	MIN	max(15ns,4nCK)				ns
Internal WRITE-to- READ command delay	tWTR	MIN	max(7.5ns,4nCK)				ns
Active bank A to active bank B	tRRD	MIN	max(10ns,2nCK)				ns
Four-bank ACTIVATE window	tFAW	MIN	max(50ns,8nCK)				ns
Minimum deep power- down time	tDPD	MIN	500				μs

Parameter	Symbol	Min/ Max	Data Rate				Unit
			2133	1866	1600	1333	
ODT Parameters							
Asynchronous R _{TT} turn-on delay from ODT input	tODT _{on}	MIN	1.75				ns
		MAX	3.5				
Asynchronous R _{TT} turn-off delay from ODT input	tODT _{off}	MIN	1.75				ns
		MAX	3.5				
Automatic R _{TT} turn-on delay after READ data	tAODT _{on}	MAX	tDQSCK + 1.4 × tDQSQ _{max} + tCK(avg,min)				ps
Automatic R _{TT} turn-off delay after READ data	tAODT _{off}	MIN	tDQSCK _{min} - 300				ps
R _{TT} disable delay from power down, self-refresh, and deep power down entry	tODTd	MIN	12				ns
R _{TT} enable delay from power down and self refresh exit	tODTe	MAX	12				ns
CA Training Parameters							
First CA calibration command after CA calibration mode is programmed	tCAMRD	MIN	20				tCK(avg)
First CA calibration command after CKE is LOW	tCAENT	MIN	10				tCK(avg)
CA calibration exit command after CKE is HIGH	tCAEXT	MIN	10				tCK(avg)
CKE LOW after CA calibration mode is programmed	tCACKEL	MIN	10				tCK(avg)
CKE HIGH after the last CA calibration results are driven.	tCACKEH	MIN	10				tCK(avg)
Data out delay after CA training calibration command is programmed	tADR	MAX	20				ns
MRW CA exit command to DQ tri-state	tMRZ	MIN	3				ns
CA calibration command to CA calibration command delay	tCACD	MIN	RU(tADR+2 × tCK)				tCK(avg)
Write Leveling Parameters							
DQS/DQS delay after write leveling mode is programmed	tWLDQSEN	MIN	25				ns
		MAX	—				
First DQS/DQS edge after write leveling mode is programmed	tWLMRD	MIN	40				ns
		MAX	—				
Write leveling output delay	tWLO	MIN	0				ns
		MAX	20				
Write leveling hold time	tWLH	MIN	135	150	175	205	ps
Write leveling setup time	tWLS	MIN	135	150	175	205	ps
Mode register set command delay	tMRD	MIN	MAX (14ns, 10nCK)				ns
		MAX	—				
Temperature Derating							
DQS output access time from CK/CK (derated)	tDQSCK	MAX	5620				ps
RAS-to-CAS delay (derated)	tRCD	MIN	tRCD + 1.875				ns
ACTIVATE-to-ACTIVATE command period (derated)	tRC	MIN	tRC + 1.875				ns
Row active time (derated)	tRAS	MIN	tRAS + 1.875				ns
Row precharge time (derated)	tRP	MIN	tRP + 1.875				ns
Active bank A to active bank B (derated)	tRRD	MIN	tRRD + 1.875				ns

NOTE 1 Frequency values are for reference only. Clock cycle time (tCK) is used to determine device capabilities.

NOTE 2 All AC timings assume an input slew rate of 2V/ns for single-ended signals.

NOTE 3 Measured with 4 V/ns differential CK/CK slew rate and nominal VIX.

NOTE 4 All timing and voltage measurements are defined at the ball.

NOTE 5 READ, WRITE, and input setup and hold values are referenced to VREF.


NOTE 6 tDQSCKDS is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a contiguous sequence of bursts in a 160ns rolling window. tDQSCKDS is not tested and is guaranteed by design. Temperature drift in the system is <10°C/s. Values do not include clock jitter.

NOTE 7 tDQSCKDM is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a 1.6µs rolling

window. tDQSKDM is not tested and is guaranteed by design. Temperature drift in the system is <math><10^{\circ}\text{C/s}</math>. Values do not include clock jitter.

- NOTE 8 tDQSKDL is the absolute value of the difference between any two tDQSK measurements (in a byte lane) within a 32ms rolling window. tDQSKDL is not tested and is guaranteed by design. Temperature drift in the system is <math><10^{\circ}\text{C/s}</math>. Values do not include clock jitter.
- NOTE 9 For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (VTT). tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS) and tLZ(DQ)). The figure below shows a method to calculate the point when the device is no longer driving tHZ(DQS) and tHZ(DQ) or begins driving tLZ(DQS) and tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.

NOTE 10 Output Transition Timing



- NOTE 11 The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS/DQS.
- NOTE 12 Measured from the point when DQS/DQS begins driving the signal, to the point when DQS/DQS begins driving the first rising strobe edge.
- NOTE 13 Measured from the last falling strobe edge of DQS/DQS to the point when DQS/DQS finishes driving the signal.
- NOTE 14 CKE input setup time is measured from CKE reaching a HIGH/LOW voltage level to CK/CK crossing.
- NOTE 15 CKE input hold time is measured from CK/CK crossing to CKE reaching a HIGH/LOW voltage level.
- NOTE 16 Input setup/hold time for signal (CA[9:0], CS).
- NOTE 17 To ensure device operation before the device is configured, a number of AC boot timing parameters are defined in this table. Boot parameter symbols have the letter b appended (for example, tCK during boot is tCKb).
- NOTE 18 Mobile LPDDR3 devices set some mode register default values upon receiving a RESET (MRW) command, as specified in Mode Register Definition.
- NOTE 19 The output skew parameters are measured with default output impedance settings using the reference load.
- NOTE 20 The minimum tCK column applies only when tCK is greater than 6ns.
- NOTE 21 Clock Frequency herewith is a reference base on JEDEC's. Precise tCK setting needs to follow where defined on speed compatible table in section "Operating frequency", exceptional setting please confirm with NTC.

CA and \overline{CS} Setup, Hold and Derating

For all input signals (CA and \overline{CS}) the total t_{IS} (setup time) and t_{IH} (hold time) required is calculated by adding the data sheet $t_{IS}(\text{base})$ and $t_{IH}(\text{base})$ value (see t_{IS}/t_{IH} Base Table) to the Δt_{IS} and Δt_{IH} derating value (see t_{IS}/t_{IH} Derating Table) respectively. Example: $t_{IS}(\text{total setup time}) = t_{IS}(\text{base}) + \Delta t_{IS}$.

Setup (t_{IS}) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(dc)}$ and the first crossing of $V_{IH(ac)min}$. Setup (t_{IS}) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(dc)}$ and the first crossing of $V_{il(ac)max}$. If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF(dc)}$ to ac region', use nominal slew rate for derating value (see following typical slew rate Figure of t_{IS}). If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF(dc)}$ to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see following tangent line figure of t_{IS}).

Hold (t_{IH}) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(dc)max}$ and the first crossing of $V_{REF(dc)}$. Hold (t_{IH}) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(dc)min}$ and the first crossing of $V_{REF(dc)}$. If the actual signal is always later than the nominal slew rate line between shaded ' dc to $V_{REF(dc)}$ region', use nominal slew rate for derating value (see following typical slew rate Figure of t_{IH}). If the actual signal is earlier than the nominal slew rate line anywhere between shaded ' dc to $V_{REF(dc)}$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{REF(dc)}$ level is used for derating value (see following tangent line figure of t_{IH}).

For a valid transition the input signal has to remain above/below $V_{IH/IL(ac)}$ for some time t_{VAC} (see table of required t_{VAC} for CA).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL(ac)}$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach $V_{IH/IL(ac)}$. For slew rates in between the values listed in derating Table, the derating values may be obtained by linear interpolation. These values are typically not subject to production test. They are verified.

CA Setup and Hold Base-Values

unit [ps]	Data Rate				reference
	2133	1866	1600	1333	
tISCA(base)	-	-	75	100	$V_{IH/L(ac)} = V_{REF(dc)} +/- 150mV$
tISCA(base)	47.5	62.5	-	-	$V_{IH/L(ac)} = V_{REF(dc)} +/- 135mV$
tIHCA(base)	65	80	100	125	$V_{IH/L(dc)} = V_{REF(dc)} +/- 100mV$

NOTE 1 AC/DC referenced for 2V/ns CA slew rate and 4V/ns differential CK-CK̄ slew rate.

CS Setup and Hold Base-Values

unit [ps]	Data Rate				reference
	2133	1866	1600	1333	
tISCS(base)	-	-	195	215	$V_{IH/L(ac)} = V_{REF(dc)} +/- 150mV$
tISCS(base)	137.5	162.5	-	-	$V_{IH/L(ac)} = V_{REF(dc)} +/- 135mV$
tIHCS(base)	155	180	220	240	$V_{IH/L(dc)} = V_{REF(dc)} +/- 100mV$

NOTE 1 AC/DC referenced for 2V/ns CS̄ slew rate and 4V/ns differential CK-CK̄ slew rate.

Derating values tIS/tIH - ac/dc based AC150

$\Delta tISCA, \Delta tIHCA, \Delta tISCS, \Delta tIHCS$ derating in [ps] AC/DC based AC150 Threshold -> $V_{IH(ac)}=V_{REF(dc)}+150mV, V_{IL(ac)}=V_{REF(dc)}-150mV$ DC100 Threshold -> $V_{IH(dc)}=V_{REF(dc)}+100mV, V_{IL(dc)}=V_{REF(dc)}-100mV$													
		CK, CK̄ Differential Slew Rate											
		8.0V/ns		7.0V/ns		6.0V/ns		5.0V/ns		4.0V/ns		3.0V/ns	
		ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH
CA, CS̄ Slew rate (V/ns)	4.0	38	25	38	25	38	25	38	25	38	25	-	-
	3.0	-	-	25	17	25	17	25	17	25	17	38	29
	2.0	-	-	-	-	0	0	0	0	0	0	13	13
	1.5	-	-	-	-	-	-	-25	-17	-25	-17	-12	-4

NOTE 1 Cell contents shaded in pink are defined as 'not supported'.

Derating values tIS/tIH - ac/dc based AC135


$\Delta tISCA, \Delta tIHCA, \Delta tISCS, \Delta tIHCS$ derating in [ps] AC/DC based AC135 Threshold -> $V_{IH(ac)}=V_{REF(dc)}+135mV, V_{IL(ac)}=V_{REF(dc)}-135mV$ DC100 Threshold -> $V_{IH(dc)}=V_{REF(dc)}+100mV, V_{IL(dc)}=V_{REF(dc)}-100mV$													
		CK, CK̄ Differential Slew Rate											
		8.0V/ns		7.0V/ns		6.0V/ns		5.0V/ns		4.0V/ns		3.0V/ns	
		ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH
CA, CS̄ Slew rate (V/ns)	4.0	34	25	34	25	34	25	34	25	34	25	-	-
	3.0	-	-	23	17	23	17	23	17	23	17	34	29
	2.0	-	-	-	-	0	0	0	0	0	0	11	13
	1.5	-	-	-	-	-	-	-23	-17	-23	-17	-12	-4

NOTE 1 Cell contents shaded in pink are defined as 'not supported'.

Required time t_{VAC} above $V_{IH(ac)}$ {below $V_{IL(ac)}$ } for valid transition for CA

Slew Rate (V/ns)	tVAC at 135mV (ps) 2133Mb/s		tVAC at 135mV (ps) 1866Mb/s		tVAC at 150mV (ps) 1600Mb/s		tVAC at 150mV (ps) 1333Mb/s	
	Min	Max	Min	Max	Min	Max	Min	Max
>4.0	34	—	40	—	48	—	58	—
4.0	34	—	40	—	48	—	58	—
3.5	33	—	39	—	46	—	56	—
3.0	30	—	36	—	43	—	53	—
2.5	27	—	33	—	40	—	50	—
2.0	23	—	29	—	35	—	45	—
1.5	15	—	21	—	27	—	37	—
<1.5	15	—	21	—	27	—	37	—


Typical Slew Rate and tVAC – tIS for CA and CS Relative to Clock



$$\text{Setup Slew Rate Falling Signal} = \frac{V_{REF(dc)} - V_{IL(ac)max}}{\Delta TF}$$

$$\text{Setup Slew Rate Rising Signal} = \frac{V_{IH(ac)min} - V_{REF(dc)}}{\Delta TR}$$


Typical Slew Rate – t_{IH} for CA and \overline{CS} Relative to Clock




$$\text{Hold Slew Rate Rising Signal} = \frac{V_{REF(dc)} - V_{IL(dc)max}}{\Delta TR}$$

$$\text{Hold Slew Rate Falling Signal} = \frac{V_{IH(dc)min} - V_{REF(dc)}}{\Delta TF}$$

Tangent Line – tIS for CA and CS Relative to Clock



Tangent Line – t_{IH} for CA and \overline{CS} Relative to Clock



Data Setup, Hold and Slew Rate Derating

For all input signals (DQ, DM) the total t_{DS} (setup time) and t_{DH} (hold time) required is calculated by adding the data sheet $t_{DS}(\text{base})$ and $t_{DH}(\text{base})$ value (see the following tDS/tDH base table) to the Δt_{DS} and Δt_{DH} (see tDS/tDH derating table) derating value respectively. Example: $t_{DS}(\text{total setup time}) = t_{DS}(\text{base}) + \Delta t_{DS}$.

Setup (t_{DS}) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(dc)}$ and the first crossing of $V_{IH(ac)min}$. Setup (t_{DS}) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(dc)}$ and the first crossing of $V_{IL(ac)max}$ (see following typical slew rate Figure of tDS). If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF(dc)}$ to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF(dc)}$ to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value(see following tangent line figure of tDS).

Hold (t_{DH}) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(dc)max}$ and the first crossing of $V_{REF(dc)}$. Hold (t_{DH}) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(dc)min}$ and the first crossing of $V_{REF(dc)}$ (see following typical slew rate Figure of tDH). If the actual signal is always later than the nominal slew rate line between shaded ' dc level to $V_{REF(dc)}$ region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded ' dc to $V_{REF(dc)}$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{REF(dc)}$ level is used for derating value (see following tangent line figure of tDH).

For a valid transition the input signal has to remain above/below $V_{IH/IL(ac)}$ for some time t_{VAC} (see table of required tVAC for DQ/DM).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL(ac)}$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach $V_{IH/IL(ac)}$.

For slew rates in between the values listed in the tables the derating values may be obtained by linear interpolation.

These values are typically not subject to production test. They are verified.

Data Setup and Hold Base-Values (>400MHz, 1V/ns Slew Rate)

unit [ps]	Data Rate				reference
	2133	1866	1600	1333	
tDS(base)	-	-	75	100	$V_{IH/L(ac)} = V_{REF(dc)} \pm 150\text{mV}$
tDS(base)	47.5	62.5	-	-	$V_{IH/L(ac)} = V_{REF(dc)} \pm 135\text{mV}$
tDH(base)	65	80	100	125	$V_{IH/L(dc)} = V_{REF(dc)} \pm 100\text{mV}$

NOTE 1 AC/DC referenced for 2V/ns DQ, DM slew rate and 4V/ns differential DQS- $\overline{\text{DQS}}$ slew rate and nominal V_{IX} .

Derating values tDS/tDH - ac/dc based AC150

$\Delta t_{DS}, \Delta t_{DH}$ derating in [ps] AC/DC based AC150 Threshold -> $V_{IH}(ac)=V_{REF}(dc)+150mV$, $V_{IL}(ac)=V_{REF}(dc)-150mV$ DC100 Threshold -> $V_{IH}(dc)=V_{REF}(dc)+100mV$, $V_{IL}(dc)=V_{REF}(dc)-100mV$													
		DQS, \overline{DQS} Differential Slew Rate											
		8.0V/ns		7.0V/ns		6.0V/ns		5.0V/ns		4.0V/ns		3.0V/ns	
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}
DQ, DM Slew rate (V/ns)	4.0	38	25	38	25	38	25	38	25	38	25	-	-
	3.0	-	-	25	17	25	17	25	17	25	17	38	29
	2.0	-	-	-	-	0	0	0	0	0	0	13	13
	1.5	-	-	-	-	-	-	-25	-17	-25	-17	-12	-4

NOTE 1 Cell contents shaded in pink are defined as 'not supported'.

Derating values tDS/tDH - ac/dc based AC135


$\Delta t_{DS}, \Delta t_{DH}$ derating in [ps] AC/DC based AC135 Threshold -> $V_{IH}(ac)=V_{REF}(dc)+135mV$, $V_{IL}(ac)=V_{REF}(dc)-135mV$ DC100 Threshold -> $V_{IH}(dc)=V_{REF}(dc)+100mV$, $V_{IL}(dc)=V_{REF}(dc)-100mV$													
		DQS, \overline{DQS} Differential Slew Rate											
		8.0V/ns		7.0V/ns		6.0V/ns		5.0V/ns		4.0V/ns		3.0V/ns	
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}
DQ, DM Slew rate (V/ns)	4.0	34	25	34	25	34	25	34	25	34	25	-	-
	3.0	-	-	23	17	23	17	23	17	23	17	34	29
	2.0	-	-	-	-	0	0	0	0	0	0	11	13
	1.5	-	-	-	-	-	-	-23	-17	-23	-17	-12	-4

NOTE 1 Cell contents shaded in pink are defined as 'not supported'.

Required time tVAC above $V_{H}(ac)$ {below $V_{L}(ac)$ } for valid transition for DQ, DM

Slew Rate (V/ns)	tVAC at 135mV (ps) 2133Mb/s		tVAC at 135mV (ps) 1866Mb/s		tVAC at 150mV (ps) 1600Mb/s		tVAC at 150mV (ps) 1333Mb/s	
	Min	Max	Min	Max	Min	Max	Min	Max
>4.0	34	-	40	-	48	-	58	-
4.0	34	-	40	-	48	-	58	-
3.5	33	-	39	-	46	-	56	-
3.0	30	-	36	-	43	-	53	-
2.5	27	-	33	-	40	-	50	-
2.0	23	-	29	-	35	-	45	-
1.5	15	-	21	-	27	-	37	-
<1.5	15	-	21	-	27	-	37	-


Typical Slew Rate and tVAC – tDS for DQ Relative to Strobe



$$\text{Setup Slew Rate Falling Signal} = \frac{V_{REF(dc)} - V_{IL(ac)max}}{\Delta TF}$$

$$\text{Setup Slew Rate Rising Signal} = \frac{V_{IH(ac)min} - V_{REF(dc)}}{\Delta TR}$$


Typical Slew Rate – t_{DH} for DQ Relative to Strobe




$$\text{Hold Slew Rate Rising Signal} = \frac{V_{REF(dc)} - V_{IL(dc)max}}{\Delta TR}$$

$$\text{Hold Slew Rate Falling Signal} = \frac{V_{IH(dc)min} - V_{REF(dc)}}{\Delta TF}$$

Tangent Line – t_{DS} for DQ with Respect to Strobe



Tangent Line – t_{DH} for DQ with Respect for Strobe



$$\text{Hold Slew Rate Rising Signal} = \frac{\text{tangent line [} V_{REF(dc)} - V_{IL(dc)max} \text{]}}{\Delta TR}$$

$$\text{Hold Slew Rate Falling Signal} = \frac{\text{tangent line [} V_{IH(dc)min} - V_{REF(dc)} \text{]}}{\Delta TF}$$

Basic Functionality

Mobile LPDDR3 is a high-speed SDRAM internally configured as an 8-bank memory device.

LPDDR3 uses a double data rate architecture on the command/address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus is used to transmit command, address, and bank information. Each command uses one clock cycle, during which command information is transferred on both the rising and falling edges of the clock.

LPDDR3 uses a double data rate architecture on the DQ pins to achieve high-speed operation. The double data rate architecture is essentially an 8n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins.

A single read or write access for LPDDR3 effectively consists of a single 8n-bit-wide, one-clock-cycle data transfer at the internal SDRAM core and eight corresponding nbit- wide, one-half-clock-cycle data transfers at the I/O pins. Read and write accesses to the device are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

Accesses begin with the registration of an ACTIVATE command followed by a READ or WRITE command. The address and BA bits registered coincident with the ACTIVATE command are used to select the row and bank to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.

Power-Up, Initialization, and Power-Off

LPDDR3 devices must be powered up and initialized in a predefined manner. Power-up and initialization by means other than those specified will result in undefined operation.

Voltage Ramp and Device Initialization

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory and applies to devices.

1) Voltage Ramp:

While applying power (after T_a), CKE must be held LOW ($\leq 0.2 \times V_{DDCA}$), and all other inputs must be between V_{ILmin} and V_{IHmax} . The device outputs remain at High-Z while CKE is held LOW. Following the completion of the voltage ramp (T_b), CKE must be maintained LOW. DQ, DM, DQS and \overline{DQS} voltage levels must be between VSS and VDDQ during voltage ramp to avoid latch up. CK, \overline{CK} , \overline{CS} , and CA input levels must be between VSS and VDDCA during voltage ramp to avoid latch-up. Voltage ramp power supply requirements are provided below.

Voltage Ramp Conditions

After...	Applicable Conditions
Ta is reached	VDD1 must be greater than VDD2 (200 mV)
	VDD1 and VDD2 must be greater than VDDCA (200 mV)
	VDD1 and VDD2 must be greater than VDDQ (200 mV)
	VREF must always be less than all other supply voltages
Notes:	
1. Ta is the point when any power supply first reaches 300 mV.	
2. Noted conditions apply between Ta and power-down (controlled or uncontrolled).	
3. Tb is the point at which all supply and reference voltages are within their defined operating ranges.	
4. Power ramp duration tINIT0 (Tb – Ta) must not exceed 20ms.	
5. The voltage difference between any of VSS pins must not exceed 100 mV.	

Beginning at T_b , CKE must remain LOW for at least tINIT1, after which CKE can be asserted HIGH. The clock must be stable at least tINIT2 prior to the first CKE LOW-to-HIGH transition (T_c). CKE, \overline{CS} , and CA inputs must observe setup and hold requirements (tIS, tIH) with respect to the first rising clock edge (as well as to subsequent falling and rising edges).

If any MRRs are issued, the clock period must be within the range defined for tCKb. MRW commands can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example, tDQSCK) could have relaxed timings (such as tDQSCKb) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least tINIT3 (T_d). The ODT input signal may be in undefined state until tIS before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal shall be statically held at either LOW or HIGH. The ODT input signal remains static until the power up initialization sequence is finished, including the expiration of tZQINIT.

2) RESET Command:

After tINIT3 is satisfied, the MRW RESET command must be issued (Td). An optional PRECHARGE ALL command can be issued prior to the MRW RESET command. Wait at least tINIT4 while keeping CKE asserted and issuing NOP commands.

3) MRRs and Device Auto Initialization (DAI) Polling:

After tINIT4 is satisfied (Te), only MRR commands and power-down entry/exit commands are supported. After Te, CKE can go LOW in alignment with power-down entry and exit specifications. Use the MRR command to poll the DAI bit and report when device auto initialization is complete; otherwise, the controller must wait a minimum of tINIT5, or until the DAI bit is set before proceeding. As the memory output buffers are not properly configured by Te, some AC parameters must have relaxed timings before the system is appropriately configured. After the DAI bit (MR0, DAI) is set to zero by the memory device (DAI complete), the device is in the idle state (Tf). DAI status can be determined by issuing the MRR command to MR0. The device sets the DAI bit no later than tINIT5 after the RESET command. The controller must wait at least tINIT5 or until the DAI bit is set before proceeding.


4) ZQ Calibration:

After tINIT5 (Tf), the MRW initialization calibration (ZQ_CAL) command can be issued to the memory (MR10). This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one LPDDR3 device exists on the same bus, the controller must not overlap MRW ZQ_CAL commands. The device is ready for normal operation after tZQinit.

5) Normal Operation:

After tZQinit (Tg), MRW commands must be used to properly configure the memory (for example the output buffer drive strength, latencies, etc.). Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration. After the initialization sequence is complete, the device is ready for any valid command. After Tg, the clock frequency can be changed using the procedure described in the LPDDR3 specification.

Power Ramp and Initialization Sequence



* Midlevel on CA bus means: valid NOP

NOTE 1 High-Z on the CA bus indicates NOP.

NOTE 2 For tINIT values, see below table.

NOTE 3 After RESET command (time Te), RTT is disabled until ODT function is enabled by MRW to MR11 following Tg.

NOTE 4 CA Training is optional.

Initialization Timing Parameters

Symbol	Parameter	Value		Unit
		min	max	
t ^{INIT0}	Maximum Power Ramp Time	-	20	ms
t ^{INIT1}	Minimum CKE low time after completion of power ramp	100	-	ns
t ^{INIT2}	Minimum stable clock before first CKE high	5	-	tCK
t ^{INIT3}	Minimum idle time after first CKE assertion	200	-	us
t ^{INIT4}	Minimum idle time after Reset command	1	-	us
t ^{INIT5} ¹	Maximum duration of Device Auto-Initialization	-	10	us
t ^{ZQINIT}	ZQ Initial Calibration	1	-	us
t ^{CKb}	Clock cycle time during boot	18	100	ns

NOTE 1 If DAI bit is not read via MRR, SDRAM will be in idle state after t^{INIT5}(max) has expired.

Initialization after RESET (without voltage ramp):

If the RESET command is issued before or after the power-up initialization sequence, the re-initialization procedure must begin at Td.

Power-Off Sequence

The following procedure is required to power off the device. While powering off, CKE must be held LOW ($\leq 0.2 \times VDDCA$); all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW.

DQ, DM, DQS, and \overline{DQS} voltage levels must be between VSS and VDDQ during the power-off sequence to avoid latch-up. CK, \overline{CK} , \overline{CS} , and CA input levels must be between VSS and VDDCA during the power-off sequence to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified.

Tz is the point where all power supplies are below 300 mV. After Tz, the device is powered off.

Power Supply Conditions

Between...	Applicable Conditions
Tx and Tz	VDD1 must be greater than VDD2—200 mV
Tx and Tz	VDD1 must be greater than VDDCA—200 mV
Tx and Tz	VDD1 must be greater than VDDQ—200 mV
Tx and Tz	VREF must always be less than all other supply voltages
Notes:	
1. The voltage difference between any of VSS pins must not exceed 100 mV.	

Uncontrolled Power-Off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power-supply current capacity must be at zero, except for any static charge remaining in the system.

After Tz (the point at which all power supplies first reach 300 mV), the device must power off. During this period, the relative voltage between power supplies is uncontrolled. VDD1 and VDD2 must decrease with a slope lower than 0.5 V/ μ s between Tx and Tz. An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

Power-Off Timing

Symbol	Parameter	Min	Max	Unit
tPOFF	Maximum power-off ramp time	-	2	s

Mode Register Definition

LPDDR3 devices contain a set of mode registers used for programming device operating parameters, reading device information and status, and for initiating special operations such as DQ calibration, ZQ calibration, and device reset.

Mode Register Assignment and Definition

Table below shows the mode registers. Each register is denoted as “R”, if it can be read but not written, “W” if it can be written but not read, and “R/W” if it can be read and written. Mode Register Read Command shall be used to read a register. Mode Register Write Command shall be used to write a register.

Mode Register Assignment

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	00H	Device Info	R	RL3	WL-B	(RFU)	RZQI	(RFU)	(RFU)		DAI
1	01H	Device Feature1	W	nWR (for AP)			(RFU)	BL			
2	02H	Device Feature2	W	WRLev	WL Sel	(RFU)	nWRE	RL & WL			
3	03H	I/O Config-1	W	(RFU)			DS				
4	04H	Refresh Rate	R	TUF	(RFU)			Refresh Rate			
5	05H	Basic Config-1	R	Manufacturer ID							
6	06H	Basic Config-2	R	Revision ID1							
7	07H	Basic Config-3	R	Revision ID2							
8	08H	Basic Config-4	R	I/O width		Density			Type		
9	09H	Test Mode	W	Vendor-Specific Test Mode							
10	0AH	IO Calibration	W	Calibration Code							
11	0BH	ODT	W	(RFU)				PD ctl	DQ ODT		
12-15	0CH-0FH	(Reserved)	—	(RFU)							
16	10H	PASR_BANK	W	PASR Bank Mask							
17	11H	PASR_Seg	W	PASR Segment Mask							
18-31	12H-1FH	(Reserved)	—	(RFU)							
32	20H	DQ calibration pattern A	R	See Data Calibration Pattern Description							
33-39	21H-27H	(Do Not Use)	—	(DNU)							
40	28H	DQ calibration pattern B	R	See Data Calibration Pattern Description							
41	29H	CA Training 1	W	See MRW – CA Training Mode							
42	2AH	CA Training 2	W	See MRW – CA Training Mode							
43-47	2BH-2FH	(Do Not Use)	—	(DNU)							
48	30H	CA Training 3	W	See MRW – CA Training Mode							
49-62	31H-3EH	(Reserved)	—	(RFU)							
63	3FH	RESET	W	X or 0xFC							
64-255	40H-FFH	(Reserved)	—	(RFU)							

NOTE 1 RFU bits shall be set to '0' during mode register writes.

NOTE 2 All mode registers that are specified as RFU or write-only shall return undefined data when read and DQS, $\overline{\text{DQS}}$ shall be toggled.

NOTE 3 All mode registers that are specified as RFU shall not be written.

NOTE 4 See vendor device datasheets for details on vendor-specific mode registers.

NOTE 5 Writes to read-only registers shall have no impact on the functionality of the device.

MR0_Device Information (MA[7:0] = 00_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	00 _H	Device Info	R	RL3	WL-B	(RFU)	RZQI		(RFU)		DAI

Feature	Register Information	Type	OP	Definition
DAI	Device Auto-Initialization Status	Read-only	OP<0>	0B: DAI complete 1B: DAI still in progress
RZQI¹⁻⁴	RZQI (Built in Self Test for RZQ Information)	Read-only	OP<4:3>	00B: RZQ self test not supported 01B: ZQ-pin may connect to V _{DDCA} or float 10B: ZQ-pin may short to GND 11B: ZQ-pin self test completed, no error condition detected (ZQ-pin may not connect to V _{DDCA} or float nor short to GND)
WL-B	WL (Set B) Support	Read-only	OP<6>	0B: DRAM does not support WL (Set B) 1B: DRAM supports WL (SetB)
RL3	RL3 Option Support	Read-only	OP<7>	0B: DRAM does not support RL=3, nWR=3, WL=1 1B: DRAM supports RL=3, nWR=3, WL=1 for frequencies ≤ 166

NOTE 1 RZQI, if supported, will be set upon completion of the MRW ZQ Initialization Calibration command.

NOTE 2 If ZQ is connected to V_{DDCA} to set default calibration, OP[4:3] shall be set to 01. If ZQ is not connected to V_{DDCA}, either OP[4:3]=01 or OP[4:3]=10 might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.

NOTE 3 In the case of possible assembly error (either OP[4:3]=01 or OP[4:3]=10 per Note 4), the LPDDR3 device will default to factory trim settings for R_{ON}, and will ignore ZQ calibration commands. In either case, the system may not function as intended.

NOTE 4 In the case of the ZQ self-test returning a value of 11b, this result indicates that the device has detected a resistor connection to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e. 240-Ω ±1%).

MR1_Device Feature 1 (MA[7:0] = 01_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
1	01 _H	Device Feature1	W	nWR (for AP)			(RFU)		BL		

Feature	Type	OP	Definition
BL	Write-only	OP<2:0>	011_B : BL8 (default) All others: reserved
nWR (for AP)	Write -only	OP<7:5>	If nWRE (MR2 OP<4>) = 0: 001_B : nWR=3 (default) 100_B : nWR=6 110_B : nWR=8 111_B : nWR=9 If nWRE (MR2 OP<4>) = 1: 000_B : nWR=10 001_B : nWR=11 010_B : nWR=12 100_B : nWR=14 110_B : nWR=16 All others: reserved

NOTE 1 Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by $RU(tWR/tCK)$.

Burst Sequence

C2	C1	C0	BL	Burst Cycle Number and Burst Address Sequence							
				1	2	3	4	5	6	7	8
0 _B	0 _B	0 _B	8	0	1	2	3	4	5	6	7
0 _B	1 _B	0 _B		2	3	4	5	6	7	0	1
1 _B	0 _B	0 _B		4	5	6	7	0	1	2	3
1 _B	1 _B	0 _B		6	7	0	1	2	3	4	5

- C0 input is not present on CA bus. It is implied zero.
- The burst address represents C2 - C0.

MR2_Device Feature 2 (MA[7:0] = 02_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
2	02 _H	Device Feature2	W	WRLev	WL Sel	(RFU)	nWRE				RL & WL

Feature	Type	OP	Definition
RL & WL	Write-only	OP<3:0>	If OP<6>=0 (WL Set A, default) 0001B: RL = 3 / WL = 1 (≤ 166 MHz) 0100B: RL = 6 / WL = 3 (≤ 400 MHz) 0110B: RL = 8 / WL = 4 (≤ 533 MHz) 0111B: RL = 9 / WL = 5 (≤ 600 MHz) 1000B: RL = 10 / WL = 6 (≤ 667 MHz, default) 1001B: RL = 11 / WL = 6 (≤ 733 MHz) 1010B: RL = 12 / WL = 6 (≤ 800 MHz) 1100B: RL = 14 / WL = 8 (≤ 933 MHz) 1110B: RL = 16 / WL = 8 (≤ 1066 MHz) All others: reserved If OP<6>=1 (WL Set B) 0001B: RL = 3 / WL = 1 (≤ 166 MHz) 0100B: RL = 6 / WL = 3 (≤ 400 MHz) 0110B: RL = 8 / WL = 4 (≤ 533 MHz) 0111B: RL = 9 / WL = 5 (≤ 600 MHz) 1000B: RL = 10 / WL = 8 (≤ 667 MHz) 1001B: RL = 11 / WL = 9 (≤ 733 MHz) 1010B: RL = 12 / WL = 9 (≤ 800 MHz) 1100B: RL = 14 / WL = 11 (≤ 933 MHz) 1110B: RL = 16 / WL = 13 (≤ 1066 MHz) All others: reserved
nWRE	Write-only	OP<4>	0B: enable nWR programming ≤ 9 1B: enable nWR programming > 9 (default)
WL Selection	Write-only	OP<6>	0B: Select WL Set A (default) 1B: Select WL Set B
WR Leveling	Write-only	OP<7>	0B: disabled (default) 1B: enabled

NOTE 1 See MR0, OP<7>

NOTE 2 See MR0, OP<6>

MR3_I/O Configuration 1 (MA[7:0] = 03_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
3	03 _H	I/O Config-1	W	(RFU)				DS			

Feature	Type	OP	Definition
Drive Strength	Write-only	OP<3:0>	0000_B : reserved 0001_B : 34.3Ω typical 0010_B : 40Ω typical (default) 0011_B : 48Ω typical 0100_B : 60Ω typical 0110_B : 80Ω typical 1001_B : 34.3Ω pull-down, 40Ω pull-up (240Ω termination) 1010_B : 40Ω pull-down, 48Ω pull-up (240Ω termination) 1011_B : 34.3Ω pull-down, 48Ω pull-up (120Ω termination) All others : reserved

MR4_Device Temperature (MA[7:0] = 04_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
4	04 _H	Refresh Rate	R	TUF							Refresh Rate

Feature	Type	OP	Definition
Refresh Rate	Read-only	OP<2:0>	000B: SDRAM Low temperature operating limit exceeded 001B: 4x tREFI, 4x tREFIpb, 4x tREFW 010B: 2x tREFI, 2x tREFIpb, 2x tREFW 011B: 1x tREFI, 1x tREFIpb, 1x tREFW ($\leq 85^{\circ}\text{C}$) 100B: 0.5x tREFI, 0.5x tREFIpb, 0.5x tREFW 101B: 0.25x tREFI, 0.25x tREFIpb, 0.25x tREFW, no AC timing derating 110B: 0.25x tREFI, 0.25x tREFIpb, 0.25x tREFW, timing derating required 111B: SDRAM High temperature operating limit exceeded
Temperature Update Flag (TUF)	Read-only	OP<7>	0B: OP<2:0> value has not changed since last read of MR4. 1B: OP<2:0> value has changed since last read of MR4.

NOTE 1 A mode register read from MR4 will reset OP7 to 0.

NOTE 2 OP7 is reset to 0 at power-up.

NOTE 3 If OP2 = 1, the device temperature is greater than 85°C.

NOTE 4 OP7 is set to 1 if OP<2:0> has changed at any time since the last MR4 read.

NOTE 5 The device might not operate properly when OP<2:0> = 000b or 111b.

NOTE 6 For the specified operating temperature range and maximum operating temperature, refer to the Operating Temperature Range table.

NOTE 7 LPDDR3 devices must be derated by adding 1.875ns to the following core timing parameters:tRCD, tRC, tRAS, tRP, and tRRD. The tDQSCK parameter must be derated as specified in the AC Timing table. Prevailing clock frequency specifications and related setup and hold timings remain unchanged.

NOTE 8 The recommended frequency for reading MR4 is provided in the Temperature Sensor section.

MR5_Basic Configuration-1 (MA[7:0] = 05_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
5	05 _H	Basic Config-1	R	Manufacturer ID							

Feature	Type	OP	Definition
Manufacturer ID	Read-only	OP<7:0>	0000 0101_B : Nanya All Others : Reserved

MR6_Basic Configuration-2 (MA[7:0] = 06_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
6	06 _H	Basic Config-2	R	Revision ID1							

Feature	Type	OP	Definition
Revision ID1	Read-only	OP<7:0>	0000 0000_B : A-die All Others : Reserved

MR7_Basic Configuration-3 (MA[7:0] = 07_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
7	07 _H	Basic Config-3	R	Revision ID2							

Feature	Type	OP	Definition
Revision ID2	Read-only	OP<7:0>	All Others : Reserved

MR8_Basic Configuration-4 (MA[7:0] = 08H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
8	08H	Basic Config-4	R	I/O width		Density				Type	

Feature	Type	OP	Definition
Type	Read-only	OP<1:0>	11B: LPDDR3 S8 All others: Reserved
Density	Read-only	OP<5:2>	0110B: 4Gb 0111B: 8Gb 1000B: 16Gb 1001B: 32Gb All others: Reserved
I/O width	Read-only	OP<7:6>	00B: x32 01B: x16 All others: Reserved

NOTE 1 All the information is for die level.

MR9_Test Mode (MA<7:0> = 09H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
9	09H	Test Mode	W	Vendor-Specific Test Mode							

MR10_Calibration (MA[7:0] = 0A_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
10	0A _H	IO Calibration	W	Calibration Code							

Feature	Type	OP	Definition
Calibration Code	Write-only	OP<7:0>	0xFF : Calibration command after initialization 0xAB : Long calibration 0x56 : Short calibration 0xC3 : ZQ Reset All Others : Reserved

NOTE 1 Host processor shall not write MR10 with “Reserved” values.

NOTE 2 The device ignores calibration commands when a reserved value is written into MR10.

NOTE 3 See AC Timing table for the calibration latency.

NOTE 4 If ZQ is connected to VSS through RZQ, either the ZQ calibration function (see MRW ZQ CALIBRATION Command) or default calibration (through the ZQ RESET command) is supported. If ZQ is connected to VDDCA, the device operates with default calibration and ZQ CALIBRATION commands are ignored. In both cases, the ZQ connection must not change after power is supplied to the device.

NOTE 5 Devices that do not support calibration ignore the ZQ CALIBRATION command.

NOTE 6 The MRW ZQ Initialization Calibration command will update MR0 to indicate RZQ pin connection.

MR11_ODT (MA[7:0] = 0B_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
11	0B _H	ODT	W	(RFU)						PD ctl	DQ ODT

Feature	Type	OP	Definition
DQ ODT ¹	Write-only	OP<1:0>	00B: Disable (Default) 01B: RZQ/4 10B: RZQ/2 11B: RZQ/1
PD Control	Write-only	OP<2>	0B: ODT disabled by DRAM during power down (default) 1B: ODT enabled by DRAM during power down

NOTE 1 RZQ/4 shall be supported for LPDDR3-1866 and LPDDR3-2133 devices. RZQ/4 support is optional for LPDDR3-1333 and LPDDR3-1600 devices. Consult manufacturer specifications for RZQ/4 support for LPDDR3-1333 and LPDDR3-1600.

MR12-15_Reserved (MA[7:0] = 0C_H-0F_H)
MR16_PASR_BANK (MA[7:0] = 10_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
16	10 _H	PASR_BANK	W	PASR Bank Mask							

Feature	Type	OP	Definition
PASR Bank Mask	Write-only	OP<7:0>	0B: refresh enable to the bank (= unmasked, default) 1B: refresh blocked (= masked)

OP	Bank Mask	LPDDR3 SDRAM
0	XXXXXXX1	Bank 0
1	XXXXXX1X	Bank 1
2	XXXXX1XX	Bank 2
3	XXXX1XXX	Bank 3
4	XXX1XXXX	Bank 4
5	XX1XXXXX	Bank 5
6	X1XXXXXX	Bank 6
7	1XXXXXXX	Bank 7

MR17_PASR_Segment (MA[7:0] = 11_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
17	11 _H	PASR_Seg	W	PASR Segment Mask							

Feature	Type	OP	Definition
PASR Segment Mask	Write-only	OP<7:0>	0B: refresh enable to the segment (=unmasked, default) 1B: refresh blocked (=masked)

Segment	OP	Segment Mask	4Gb	8Gb	16Gb	32Gb
			R13:11	R14:12	R14:12	TBD
0	0	XXXXXX1	000 _B			
1	1	XXXXXX1X	001 _B			
2	2	XXXXX1XX	010 _B			
3	3	XXXX1XXX	011 _B			
4	4	XXX1XXXX	100 _B			
5	5	XX1XXXXX	101 _B			
6	6	X1XXXXXX	110 _B			
7	7	1XXXXXXX	111 _B			

NOTE 1 This table indicates the range of row addresses in each masked segment. X is do not care for a particular segment.

NOTE 2 No memory present at addresses with R13=R14=HIGH. Segment masks 6 and 7 are ignored.

MR18-31_Reserved (MA[7:0] = 12_H-1F_H)
MR32_DQ Calibration Pattern A (MA[7:0] = 20_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
32	20 _H	DQ calibration pattern A	R	See Data Calibration Pattern Description							

NOTE 1 Reads to MR32 return DQ Calibration Pattern "A". See "DQ Calibration"

MR33-39_Do Not Use (MA[7:0] = 21_H-27_H)
MR40_DQ Calibration Pattern B (MA[7:0] = 28_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
40	28 _H	DQ calibration pattern B	R	See Data Calibration Pattern Description							

NOTE 1 Reads to MR40 return DQ Calibration Pattern "B". See "DQ Calibration"

MR41_CA Training 1 (MA[7:0] = 29_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
41	29 _H	CA Training 1	W	See MRW – CA Training Mode							

NOTE 1 Writes to MR41 enables CA Training. See Mode Register Write - CA Training Mode

MR42_CA Training 2 (MA[7:0] = 2A_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
42	2A _H	CA Training 2	W	See MRW – CA Training Mode							

NOTE 1 Writes to MR42 enables CA Training. See Mode Register Write - CA Training Mode

MR43-47_Do Not Use (MA[7:0] = 2B_H-2F_H)
MR48_CA Training 3 (MA[7:0] = 30_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
48	30 _H	CA Training 3	W	See MRW – CA Training Mode							

NOTE 1 Writes to MR48 enables CA Training. See Mode Register Write - CA Training Mode

MR49-62_Do Not Use (MA[7:0] = 31_H-3E_H)
MR63_RESET (MA[7:0] = 3F_H)

















MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
63	3F _H	RESET	W	X or 0xFCh							

MR64-255_Reserved (MA[7:0] = 40_H-FF_H)

LPDDR3 SDRAM Truth Table

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR3 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

Command Truth Table

SDRAM command	Command Pins			CA pins										CK EDGE
	CKE		\overline{CS}	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	
	CK(n-1)	CK(n)												
MRW	H	H	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5		
			X	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6		OP7
MRR	H	H	L	L	L	L	H	MA0	MA1	MA2	MA3	MA4	MA5	
			X	MA6	MA7	X								
Refresh (per bank) ¹¹	H	H	L	L	L	H	L	X						
			X	X										
Refresh (all bank)	H	H	L	L	L	H	H	X						
			X	X										
Enter Self Refresh	H	L	L	L	L	H	X							
	X		X											
Activate (bank)	H	H	L	L	H	R8	R9	R10	R11	R12	BA0	BA1	BA2	
			X	R0	R1	R2	R3	R4	R5	R6	R7	R13	R14	
Write (bank)	H	H	L	H	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	
			X	AP ³	C3	C4	C5	C6	C7	C8	C9	C10	C11	
Read (bank)	H	H	L	H	L	H	RFU	RFU	C1	C2	BA0	BA1	BA2	
			X	AP ³	C3	C4	C5	C6	C7	C8	C9	C10	C11	
Precharge (pre bank, all bank)	H	H	L	H	H	L	H	AB	X	X	BA0	BA1	BA2	
			X	X										
Enter Deep Power Down	H	L	L	H	H	L	X							
	X		X											
NOP	H	H	L	H	H	H	X							
			X	X										
Maintain PD, SREF, DPD (NOP)	L	L	L	H	H	H	X							
			X	X										
NOP	H	H	H	X										
			X	X										
Maintain PD, SREF, DPD (NOP)	L	L	H	X										
			X	X										
Enter Power Down	H	L	H	X										
	X		X											
Exit PD, SREF, DPD	L	H	H	X										
	X		X											

NOTE 1 All LPDDR3 commands are defined by states of \overline{CS} , CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.

NOTE 2 Bank addresses BA0, BA1, BA2 (BA) determine which bank is to be operated upon.

NOTE 3 AP "high" during a READ or WRITE command indicates that an auto-precharge will occur to the bank associated with the READ or WRITE command.

NOTE 4 "X" means "H or L (but a defined logic level)", except when the LPDDR3 SDRAM is in PD, SREF, or DPD, in which case \overline{CS} , CK/ \overline{CK} , and CA can be floated.

NOTE 5 Self refresh exit and Deep Power Down exit are asynchronous.

- NOTE 6 VREF must be between 0 and VDDQ during Self Refresh and Deep Power Down operation.
- NOTE 7 CA_{xr} refers to command/address bit “x” on the rising edge of clock.
- NOTE 8 CA_{xf} refers to command/address bit “x” on the falling edge of clock.
- NOTE 9 \overline{CS} and CKE are sampled at the rising edge of clock.
- NOTE 10 The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.
- NOTE 11 AB “high” during Precharge command indicates that all bank Precharge will occur. In this case, Bank Address is do-not-care.

CKE Truth Table

Device Current State ³	CKE _{n-1} ¹	CKE _n ¹	\overline{CS} ²	Command n ⁴	Operation n ⁴	Device Next State	Notes	
Active Power Down	L	L	x	x	Maintain Active Power Down	Active Power Down		
	L	H	H	NOP	Exit Active Power Down	Active	6,9	
Idle Power Down	L	L	x	x	Maintain Idle Power Down	Idle Power Down		
	L	H	H	NOP	Exit Idle Power Down	Idle	6,9	
Resetting Power Down	L	L	x	x	Maintain Resetting Power Down	Resetting Power Down		
	L	H	H	NOP	Exit Resetting Power Down	Idle or Resetting	6,9,12	
Deep Power Down	L	L	x	x	Maintain Deep Power Down	Deep Power Down		
	L	H	H	NOP	Exit Deep Power Down	Power On	8	
Self Refresh	L	L	x	x	Maintain Self Refresh	Self Refresh		
	L	H	H	NOP	Exit Self Refresh	Idle	7,10	
Bank(s) Active	H	L	H	NOP	Enter Active Power Down	Active Power Down		
All Banks Idle	H	L	H	NOP	Enter Idle Power Down	Idle Power Down	13	
	H	L	L	Enter Self-Refresh	Enter Self Refresh	Self Refresh	13	
	H	L	L	Enter DPD	Enter Deep Power Down	Deep Power Down	13	
Resetting	H	L	H	NOP	Enter Resetting Power Down	Resetting Power Down		
Other states	H	H	Refer to the Command Truth Table					

Notes:

1. "CKE_n" is the logic state of CKE at clock edge n; "CKE_{n-1}" was the logic state of CKE at previous clock edge.
2. " \overline{CS} " is the logic state of \overline{CS} at the clock rising edge n;
3. "Current state" is the state of the LPDDR3 device immediately prior to clock edge n.
4. "Command n" is the command registered at clock edge N, and "Operation n" is a result of "Command n".
5. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
6. Power Down exit time (t_{XP}) should elapse before a command other than NOP is issued.
7. Self-Refresh exit time (t_{XSR}) should elapse before a command other than NOP is issued.
8. The Deep Power-Down exit procedure must be followed as discussed in the DPD section of the Functional Description.
9. The clock must toggle at least once during the t_{XP} period.
10. The clock must toggle at least once during the t_{XSR} period.
11. "X" means "Don't care".
12. Upon exiting Resetting Power Down, the device will return to the idle state if t_{INIT5} has expired.
13. In the case of ODT disabled, all DQ output shall be Hi-Z. In the case of ODT enabled, all DQ shall be terminated to VDDQ.

State Truth Tables

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all banks.

Current State Bank n – Command to Bank n

Current State	Command	Operation	Next State	Notes
Any	NOP	Continue previous operation	Current State	
Idle	ACTIVATE	Select and activate row	Active	
	Refresh (Per Bank)	Begin to refresh	Refreshing (Per Bank)	6
	Refresh (All Banks)	Begin to refresh	Refreshing (All Banks)	7
	MRW	Load value to Mode Register	MR Writing	7
	MRR	Read value from Mode Register	Idle / MR Reading	
	Reset	Begin Device Auto-initialization	Resetting	7,8
	Precharge	Deactivate row(s) in bank or banks	Precharging	9,15
Row Active	Read	Select column, and start read burst	Reading	
	Write	Select column, and start write burst	Writing	
	MRR	Read value from Mode Register	Active MR Reading	
	Precharge	Deactivate row(s) in bank or banks	Precharging	9
Reading	Read	Select column, and start new read burst	Reading	10,11
	Write	Select column, and start write burst	Writing	10,11,12
Writing	Write	Select column, and start new write burst	Writing	10,11
	Read	Select column, and start read burst	Reading	10,11,13
Power On	MRW Reset	Begin Device Auto-initialization	Resetting	7,9
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

Notes:

- The table applies when both CKE_{n-1} and CKE_n are HIGH, and after 'XSR or 'XP has been met, if the previous state was Power Down.
- All states and sequences not shown are illegal or reserved.
- Current State definitions:

State	Definition
Idle	The bank or banks have been precharged, and tRP has been met.
Active	A row in the bank has been activated, and tRCD has been met. No data bursts or accesses and no register accesses are in progress.
Reading	A READ burst has been initiated with auto precharge disabled, and has not yet terminated.
Writing	A WRITE burst has been initiated with auto precharge disabled, and has not yet terminated.

4. The following states must not be interrupted by any executable command. NOP commands must be applied to each positive clock edge during these states.

State	Starts with	Ends when It's met	Notes
Refreshing (per bank)	Registration of a REFRESH (per bank) command	tRFCpb	After tRFCpb is met, the bank is in the idle state.
Refreshing (all banks)	Registration of a REFRESH (all bank) command	tRFCab	After tRFCab is met, the device is in the all-banks idle state.
Idle MR reading	Registration of the MRR command	tMRR	After tMRR is met, the device is in the all-banks idle state..
Resetting MR reading	Registration of the MRR command	tMRR	After tMRR is met, the device is in the all-banks idle state.
Active MR reading	Registration of the MRR command	tMRR	After tMRR is met, the bank is in the active state.
MR writing	Registration of the MRW command	tMRW	After tMRW is met, the device is in the all-banks idle state.
Precharging all	Registration of a PRECHARGE ALL command	tRP	After tRP is met, the device is in the all-banks idle state.

5. The states listed below must not be interrupted by a command issued to the same command. NOP commands or supported commands to the other bank should be issued on any clock edge occurring during these states.

State	Starts with	Ends when It's met	Notes
Precharging	Registration of a PRECHARGE command	tRP	After tRP is met, the bank is in the idle state.
Row Activating	Registration of an ACTIVATE command	tRCD	After tRCD is met, the bank is in the active state.
READ with AP enabled	Registration of a READ command with auto precharge enabled	tRP	After tRP is met, the bank is in the idle state.
WRITE with AP enabled	Registration of a WRITE command with auto precharge enabled	tRP	After tRP is met, the bank is in the idle state.

6. Bank-specific; requires that the bank is idle and no bursts are in progress.
7. Not bank-specific; requires that all banks are idle and no bursts are in progress.
8. Not bank-specific reset command is achieved through Mode Register Write command.
9. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
10. A command other than NOP should not be issued to the same bank while a READ or WRITE burst with auto precharge is enabled.
11. The new READ or WRITE command could be auto precharge enabled or auto precharge disabled.
12. A WRITE command can be issued after the completion of the READ burst.
13. A READ command can be issued after completion of the WRITE burst.
14. If a PRECHARGE command is issued to a bank in the idle state, tRP still applies.

Current State Bank n – Command to Bank m

Current State of Bank n	Command for Bank m	Operation	Next State for Bank m	Notes
Any	NOP	Continue previous operation	Current State of Bank m	
Idle	Any	Any command supported to Bank m	-	
Row Activating, Active, or Precharging	Activate	Select and activate row in Bank m	Active	6
	Read	Select column, and start read burst from Bank m	Reading	7
	Write	Select column, and start write burst to Bank m	Writing	7
	Precharge	Deactivate row(s) in bank or banks	Precharging	8
	MRR	Read value from Mode Register	Idle MR Reading or Active MR Reading	9,10,11
Reading (AP disabled)	Read	Select column, and start read burst from Bank m	Reading	7
	Write	Select column, and start write burst to Bank m	Writing	7,12
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row(s) in bank or banks	Precharging	8
Writing (AP disabled)	Read	Select column, and start read burst from Bank m	Reading	7,13
	Write	Select column, and start write burst to Bank m	Writing	7
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row(s) in bank or banks	Precharging	8
Reading with Auto-Precharge	Read	Select column, and start read burst from Bank m	Reading	7,14
	Write	Select column, and start write burst to Bank m	Writing	7,12,14
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row(s) in bank or banks	Precharging	8
Writing with Auto-Precharge	Read	Select column, and start read burst from Bank m	Reading	7,13,14
	Write	Select column, and start write burst to Bank m	Writing	7,14
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row(s) in bank or banks	Precharging	8
Power On	MRW Reset	Begin Device Auto-initialization	Resetting	15,16
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

Notes:

- This table applies when:
 - the previous state was self refresh or power-down
 - after tXSR or tXP has been met
 - and both CKEn -1 and CKEn are HIGH
- All states and sequences not shown are illegal or reserved.
- Current state definitions:

State	Condition	And...	And...
Idle	The bank has been precharged	tRP is met	
Active	A row in the bank has been activated	tRCD is met	No data bursts/accesses and no register accesses are in progress.
Reading	A READ burst has been initiated with auto precharge disabled	The READ has not yet terminated.	
Writing	A WRITE burst has been initiated with auto precharge disabled	The WRITE has not yet terminated.	

- Refresh, self refresh, and MRW commands can only be issued when all banks are idle.

5. The states listed below must not be interrupted by any executable command. NOP commands must be applied during each clock cycle while in these states:

State	Starts with:	Ends when:	Notes
Idle MR reading	Registration of the MRR command	tMRR is met	After tMRR is met, the device is in the all-banks idle state.
Resetting MR reading	Registration of the MRR command	tMRR is met	After tMRR is met, the device is in the all-banks idle state.
Active MR reading	Registration of the MRR command	tMRR is met	After tMRR is met, the bank is in the active state.
MR writing	Registration of the MRW command	tMRW is met	After tMRW is met, the device is in the all-banks idle state.

6. tRRD must be met between the ACTIVATE command to bank n and any subsequent ACTIVATE command to bank m.
7. READs or WRITEs listed in the command column include READs and WRITEs with or without auto precharge enabled.
8. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
9. MRR is supported in the row-activating state.
10. MRR is supported in the precharging state.
11. The next state for bank m depends on the current state of bank m (idle, row-activating, precharging, or active).
12. A WRITE command can be issued only after the completion of the READ burst
13. A READ command can be issued only after the completion of the WRITE burst.
14. A READ with auto precharge enabled or a WRITE with auto precharge enabled can be followed by any valid command to other banks provided that the timing restrictions are met.
15. Not bank-specific; requires that all banks are idle and no bursts are in progress.
16. RESET command is achieved through MODE REGISTER WRITE command.

DM Operation Truth Table

The DM truth table provides specifications for data masking.


DM Truth Table

Function	DM	DQ	Notes
Write Enable	L	Valid	1
Write Inhibit	H	x	1

Note: Used to mask write data, provided simultaneously with the corresponding input data.


Commands and Timing

Command Input Setup and Hold



NOTE 1 Setup and hold conditions also apply to the CKE pin. For timing diagrams related to the CKE pin, see "Power-Down"

CKE Input Setup and Hold




NOTE 1 After CKE is registered LOW, CKE signal level shall be maintained below VILCKE for tCKE specification (LOW pulse width).

NOTE 2 After CKE is registered HIGH, CKE signal level shall be maintained above VIHCKE for tCKE specification (HIGH pulse width).

ACTIVE

The ACTIVATE command is issued by holding \overline{CS} LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock. The bank addresses BA0 to BA2 are used to select the desired bank. Row addresses are used to determine which row to activate in the selected bank. The ACTIVATE command must be applied before any READ or WRITE operation can be executed. The device can accept a READ or WRITE command at tRCD after the ACTIVATE command is issued. After a bank has been activated it must be precharged before another ACTIVATE command can be applied to the same bank. The bank active and precharge times are defined as tRAS and tRP, respectively. The minimum time interval between successive ACTIVATE commands to the same bank is determined by the RAS cycle time of the device (tRC). The minimum time interval between ACTIVATE commands to different banks is tRRD.

ACTIVATE Command



NOTE 1 A PRECHARGE-all command uses tRPab timing, while a single-bank PRECHARGE command uses tRPpb timing. In this figure, tRP is used to denote either an all-bank PRECHARGE or a single-bank PRECHARGE.


8-Bank Device Operation

Certain restrictions on operation of the 8-bank devices must be observed. There are two rules: One rule restricts the number of sequential ACTIVATE commands that can be issued; the other provides more time for RAS precharge for a PRECHARGE ALL command. The rules are as follows:

The 8-Bank Device Sequential Bank Activation Restriction: No more than 4 banks may be activated (or refreshed, in the case of REFpb) in a rolling $tFAW$ window. The number of clocks in a $tFAW$ period is dependent upon the clock frequency, which may vary. If the clock frequency is not changed over this period, converting to clocks is done by dividing $tFAW[ns]$ by $tCK[ns]$, and rounding up to the next integer value. As an example of the rolling window, if $RU(tFAW/tCK)$ is 10 clocks, and an ACTIVATE command is issued in clock n , no more than three further ACTIVATE commands can be issued at or between clock $n + 1$ and $n + 9$. REFpb also counts as bank activation for purposes of $tFAW$. If the clock frequency is changed during the $tFAW$ period, the rolling $tFAW$ window may be calculated in clock cycles by adding up the time spent in each clock period. The $tFAW$ requirement is met when the previous n clock cycles exceeds the $tFAW$ time.

The 8-Bank Device Precharge-All Allowance: tRP for a PRECHARGE ALL command must equal $tRPab$, which is greater than $tRPpb$.

$tFAW$ Timing



READ and WRITE Access Modes


After a bank is activated, a READ or WRITE command can be issued with \overline{CS} LOW, CA0 HIGH, and CA1 LOW at the rising edge of the clock. CA2 must also be defined at this time to determine whether the access cycle is a READ operation (CA2 HIGH) or a WRITE operation (CA2 LOW).

The LPDDR3 SDRAM provides a fast column access operation. A single Read or Write Command will initiate a burst read or write operation on successive clock cycles. Burst interrupts are not allowed.

Burst READ


The burst READ command is initiated with \overline{CS} LOW, CA0 HIGH, CA1 LOW, and CA2 HIGH at the rising edge of the clock. The command address bus inputs CA5r–CA6r and CA1f–CA9f determine the starting column address for the burst. The read latency (RL) is defined from the rising edge of the clock on which the READ command is issued to the rising edge of the clock from which the tDQSCK delay is measured. The first valid data is available $RL \times tCK + tDQSCK + tDQSQ$ after the rising edge of the clock when the READ command is issued. The data strobe output is driven LOW tRPRE before the first valid rising strobe edge. The first bit of the burst is synchronized with the first rising edge of the data strobe. Each subsequent data-out appears on each DQ pin, edge-aligned with the data strobe. The RL is programmed in the mode registers. Pin timings for the data strobe are measured relative to the crosspoint of DQS and its complement, \overline{DQS} .

READ Output Timing




NOTE 1 tDQSCK can span multiple clock periods.


Burst READ: RL = 12, BL = 8, tDQSK > tCK



Burst Read: RL = 12, BL = 8, tDQSK < tCK




Burst READ Followed by Burst WRITE: RL = 12, WL = 6, BL = 8



The minimum time from the burst READ command to the burst WRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE latency is $RL + RU(tDQSCK(MAX)/tCK) + BL/2 + 1 - WL$ clock cycles.

Seamless Burst READ – RL = 6, BL = 8, tCCD = 4




The seamless burst READ operation is supported by enabling a READ command at every fourth clock cycle for BL = 8 operation. This operation is supported as long as the banks are activated, whether the accesses read the same or different banks.

tDQSCK Delta Timing

In order to allow for the system to track variations in tDQSCK output across multiple clock cycles, three parameters, tDQSCKDS (delta short), tDQSCKDM (delta medium), and tDQSCKDL (delta long) are provided. Each of these parameters defines the change in tDQSCK over a short, medium, or long rolling window, respectively. The definitions for each tDQSCK-delta parameter show up on the next page.


tDQCKDL Timing



NOTE 1 $tDQCKDL = (tDQCKn - tDQCKm)$.

NOTE 2 tDQCKDL,MAX is defined as the maximum of ABS (tDQCKn - tDQCKm) for any (tDQCKn, tDQCKm) pair within any 32ms rolling window.


tDQCKDM Timing



NOTE 1 $tDQCKDM = (tDQCKn - tDQCKm)$.

NOTE 2 tDQCKDM,MAX is defined as the maximum of ABS (tDQCKn - tDQCKm) for any (tDQCKn, tDQCKm) pair within any 1.6μs rolling window.

tDQCKDS Timing




NOTE 1 $tDQCKDS = (tDQCKn - tDQCKm)$.

NOTE 2 tDQCKDS,MAX is defined as the maximum of ABS (tDQCKn - tDQCKm) for any (tDQCKn, tDQCKm) pair for READS within a consecutive burst, within any 160ns rolling window.


Burst WRITE

The burst WRITE command is initiated with \overline{CS} LOW, CA0 HIGH, CA1 LOW, and CA2 LOW at the rising edge of the clock. The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst. Write latency (WL) is defined from the rising edge of the clock on which the WRITE command is issued to the rising edge of the clock from which the t_{DQSS} delay is measured. The first valid data must be driven $WL \times t_{CK} + t_{DQSS}$ from the rising edge of the clock from which the WRITE command is issued. The data strobe signal (DQS) must be driven LOW t_{WPRE} prior to data input. The burst cycle data bits must be applied to the DQ pins t_{DS} prior to the associated edge of the DQS and held valid until t_{DH} after that edge. Burst data is sampled on successive edges of the DQS until the burst is completed. After a burst WRITE operation, t_{WR} must be satisfied before a PRECHARGE command to the same bank can be issued. Pin input timings are measured relative to the crosspoint of DQS and its complement, \overline{DQS} .

Data Input (WRITE) Timing




Burst WRITE



tWPRE Calculation

The method for calculating tWPRE is shown in the following figure:


Method for Calculating tWPRE Transitions and Endpoints




tWPST Calculation

The method for calculating tWPST is shown in the following figure:

Method for Calculating tWPST Transitions and Endpoints




Burst WRITE Followed by Burst READ



NOTE 1 The minimum number of clock cycles from the burst WRITE command to the burst READ command for any bank is $[WL + 1 + BL/2 + RU(tWTR/tCK)]$.

NOTE 2 tWTR starts at the rising edge of the clock after the last valid input data.

Seamless Burst WRITE: WL = 4, BL = 8, tCCD = 4




NOTE 1 The seamless burst WRITE operation is supported by enabling a write command every four clocks for BL = 8 operation. This operation is supported for any activated bank.


Write Data Mask

On LPDDR3 devices, one write data mask (DM) pin for each data byte (DQ) is supported, consistent with the implementation on LPDDR2 SDRAM. Each DM can mask its respective DQ for any given cycle of the burst. Data mask timings match data bit timing, but are inputs only. Internal data-mask loading is identical to data-bit loading to ensure matched system timing.

Data Mask Timing



WRITE Data Mask, Second Data Bit Masked



NOTE 1 For the data mask function, BL = 8 is shown; the second data bit is masked.

PRECHARGE Operation

The PRECHARGE command is used to precharge or close a bank that has been activated. The PRECHARGE command is initiated with \overline{CS} LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The PRECHARGE command can be used to precharge each bank independently or all banks simultaneously. The AB flag and the bank address bits BA0, BA1, and BA2 are used to determine which bank(s) to precharge.

The precharged bank(s) will be available for subsequent row access $tRPab$ after an allbank PRECHARGE command is issued, or $tRPpb$ after a single-bank PRECHARGE command is issued.

To ensure that LPDDR3 devices can meet the instantaneous current demand required to operate, the row-precharge time for an all-bank PRECHARGE ($tRPab$) will be longer than the row PRECHARGE time for a single-bank PRECHARGE ($tRPpb$).


Bank Selection for PRECHARGE by Address Bits

AB (CA4r)	BA2 (CA9r)	BA1 (CA8r)	BA0 (CA7r)	Precharged Bank(s) 8-bank device
0	0	0	0	Bank 0 only
0	0	0	1	Bank 1 only
0	0	1	0	Bank 2 only
0	0	1	1	Bank 3 only
0	1	0	0	Bank 4 only
0	1	0	1	Bank 5 only
0	1	1	0	Bank 6 only
0	1	1	1	Bank 7 only
1	Don't care	Don't care	Don't care	All Banks

Burst READ Operation Followed by PRECHARGE

For the earliest possible precharge, the PRECHARGE command can be issued BL/2 clock cycles after a READ command. A new bank ACTIVATE command can be issued to the same bank after the row PRECHARGE time (t_{RP}) has elapsed. A PRECHARGE command cannot be issued until after t_{RAS} is satisfied. For LPDDR3 devices, the minimum READ-to-PRECHARGE time (t_{RTP}) must also satisfy a minimum analog time from the rising clock edge that initiates the last 8-bit prefetch of a READ command. t_{RTP} begins BL/2 – 4 clock cycles after the READ command.

Burst READ Followed by PRECHARGE: BL = 8, $RU(t_{RTP(MIN)}/t_{CK}) = 2$




Burst WRITE Followed by PRECHARGE

For WRITE cycles, a WRITE recovery time (t_{WR}) must be provided before a PRECHARGE command can be issued. This delay is referenced from the last valid burst input data to the completion of the burst WRITE. PRECHARGE command must not be issued prior to the t_{WR} delay.

LPDDR3 devices write data to the array in prefetch multiples (prefetch = 8). An internal WRITE operation can only begin after a prefetch group has been completely latched, so t_{WR} starts at prefetch boundaries. The minimum WRITE-to-PRECHARGE time for commands to the same bank is $WL + BL/2 + 1 + RU(t_{WR}/t_{CK})$ clock cycles.

Burst WRITE Followed by PRECHARGE: BL = 8



Auto PRECHARGE Operation

Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the auto precharge function. When a READ or a WRITE command is issued to the device, the AP bit (CA0f) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ or WRITE cycle.

If AP is LOW when the READ or WRITE command is issued, then normal READ or WRITE burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the READ or WRITE command is issued, the auto precharge function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency) thus improving system performance for random data access.


Burst READ with Auto PRECHARGE

If AP (CA0f) is HIGH when a READ command is issued, the READ with auto-precharge function is engaged. LPDDR3 devices start an auto-precharge operation on the rising edge of the clock BL/2 or BL/2 - 2 + RU(t_{RTP}/t_{CK}) clock cycles later than the READ with auto precharge command, whichever is greater.

Following an auto-precharge operation, an ACTIVATE command can be issued to the same bank if the following two conditions are satisfied simultaneously:

- The RAS precharge time (t_{RP}) has been satisfied from the clock at which the auto-precharge begins.
- The RAS cycle time (t_{RC}) from the previous bank activation has been satisfied.

Burst READ with Auto Precharge: BL = 8, RU($t_{RTP}(\text{MIN})/t_{CK}$) = 4




Burst WRITE with Auto Precharge

If AP (CA0f) is HIGH when a WRITE command is issued, the WRITE with auto precharge function is engaged. The device starts an auto precharge on the rising edge MWR cycles after the completion of the burst WRITE.

Following a WRITE with auto precharge, an ACTIVATE command can be issued to the same bank if the following two conditions are met:

- The RAS precharge time (tRP) has been satisfied from the clock at which the autoprecharge begins.
- The RAS cycle time (tRC) from the previous bank activation has been satisfied.

Burst WRITE with Auto Precharge: BL = 8



PRECHARGE and Auto Precharge Clarification

From Command	To Command	Minimum Delay between "From Command" to "To Command"	Unit	Notes
Read	Precharge (to same Bank as Read)	$BL/2 + \max(4, RU(tRTP/tCK)) - 4$	tCK	1
	Precharge All	$BL/2 + \max(4, RU(tRTP/tCK)) - 4$	tCK	1
Read w/AP	Precharge (to same Bank as Read w/AP)	$BL/2 + \max(4, RU(tRTP/tCK)) - 4$	tCK	1,2
	Precharge All	$BL/2 + \max(4, RU(tRTP/tCK)) - 4$	tCK	1
	Activate (to same Bank as Read w/AP)	$BL/2 + \max(4, RU(tRTP/tCK)) - 4 + RU(tRPpb/tCK)$	tCK	1
	Write or Write w/AP (same bank)	illegal	tCK	3
	Write or Write w/AP (different bank)	$RL + BL/2 + RU(tDQSCkmax/tCK) - WL + 1$	tCK	3
	Read or Read w/AP (same bank)	illegal	tCK	3
	Read or Read w/AP (different bank)	$BL/2$	tCK	3
Write	Precharge (to same Bank as Write)	$WL + BL/2 + RU(tWR/tCK) + 1$	tCK	1
	Precharge All	$WL + BL/2 + RU(tWR/tCK) + 1$	tCK	1
Write w/AP	Precharge (to same Bank as Write w/AP)	$WL + BL/2 + RU(tWR/tCK) + 1$	tCK	1,2
	Precharge All	$WL + BL/2 + RU(tWR/tCK) + 1$	tCK	1
	Activate (to same Bank as Write w/AP)	$WL + BL/2 + RU(tWR/tCK) + 1 + RU(tRPpb/tCK)$	tCK	1
	Write or Write w/AP (same bank)	illegal	tCK	3
	Write or Write w/AP (different bank)	$BL/2$	tCK	3
	Read or Read w/AP (same bank)	illegal	tCK	3
	Read or Read w/AP (different bank)	$WL + BL/2 + RU(tWTR/tCK) + 1$	tCK	3
Precharge	Precharge (to same Bank as Precharge)	1	tCK	1
	Precharge All	1	tCK	1
Precharge All	Precharge	1	tCK	1
	Precharge All	1	tCK	1

Notes:

- For a given bank, the precharge period should be counted from the latest precharge command, either one bank precharge or precharge all, issued to that bank. The precharge period is satisfied after tRP depending on the latest precharge command issued to that bank.
- Any command issued during the minimum delay time as specified above table is illegal.
- After Read with AP, seamless read operations to different banks are supported. After Write with AP, seamless write operations to different banks are supported. Read w/AP and Write a/AP may not be interrupted or truncated.

REFRESH Command

The REFRESH command is initiated with \overline{CS} LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. Per-bank REFRESH is initiated with CA3 LOW at the rising edge of the clock. All-bank REFRESH is initiated with CA3 HIGH at the rising edge of the clock.

A per-bank REFRESH command (REFpb) performs a per-bank REFRESH operation to the bank scheduled by the bank counter in the memory device. The bank sequence for per-bank REFRESH is fixed to be a sequential round-robin: 0-1-2-3-4-5-6-7-0-1-.... The bank count is synchronized between the controller and the SDRAM by resetting the bank count to zero. Synchronization can occur upon issuing a RESET command or at every exit from self refresh. Bank addressing for the per-bank REFRESH count is the same as established for the single-bank PRECHARGE command. A bank must be idle before it can be refreshed. The controller must track the bank being refreshed by the per-bank REFRESH command.

The REFpb command must not be issued to the device until the following conditions are met:

- tRFCab has been satisfied after the prior REFab command
- tRFCpb has been satisfied after the prior REFpb command
- tRP has been satisfied after the prior PRECHARGE command to that bank
- tRRD has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than the one affected by the REFpb command).

The target bank is inaccessible during per-bank REFRESH cycle time (t_{RFCpb}), however, other banks within the device are accessible and can be addressed during the cycle. During the REFpb operation, any of the banks other than the one being refreshed can be maintained in an active state or accessed by a READ or a WRITE command. When the per-bank REFRESH cycle has completed, the affected bank will be in the idle state.

After issuing REFpb, these conditions must be met:

- tRFCpb must be satisfied before issuing a REFab command
- tRFCpb must be satisfied before issuing an ACTIVATE command to the same bank
- tRRD must be satisfied before issuing an ACTIVATE command to a different bank
- tRFCpb must be satisfied before issuing another REFpb command.

An all-bank REFRESH command (REFab) issues a REFRESH command to all banks. All banks must be idle when REFab is issued (for instance, by issuing a PRECHARGE-all command prior to issuing an all-bank REFRESH command). REFab also synchronizes the bank count between the controller and the SDRAM to zero. The REFab command must not be issued to the device until the following conditions have been met:

- tRFCab has been satisfied following the prior REFab command
- tRFCpb has been satisfied following the prior REFpb command
- tRP has been satisfied following the prior PRECHARGE commands.

When an all-bank refresh cycle has completed, all banks will be idle. After issuing REFab:

- tRFCab latency must be satisfied before issuing an ACTIVATE command
- tRFCab latency must be satisfied before issuing a REFab or REFpb command.


REFRESH Command Scheduling Separation Requirements

Symbol	minimum delay from	to	Notes
tRFCab	REFab	REFab	
		Activate cmd to <i>any</i> bank	
		REFpb	
tRFCpb	REFpb	REFab	
		Activate cmd to <i>same</i> bank as REFpb	
		REFpb	
tRRD	REFpb	Activate	
	ACTIVATE	REFpb affecting an idle bank (different bank than Activate)	1
		Activate cmd to <i>different</i> bank than prior Activate	

NOTE 1 A bank must be in the idle state before it is refreshed, so following an ACTIVATE command REFab is prohibited; REFpb is supported only if it affects a bank that is in the idle state.

In general, an all bank refresh command needs to be issued to the LPDDR3 SDRAM regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided for postponing and pulling-in refresh command. A maximum of 8 Refresh commands can be postponed during operation of the LPDDR3 SDRAM, meaning that at no point in time more than a total of 8 Refresh commands are allowed to be postponed. In case that 8 Refresh commands are postponed in a row, the resulting maximum interval between the surrounding Refresh commands is limited to 9 x tREFI. A maximum of 8 additional Refresh commands can be issued in advance (“pulled in”), with each one reducing the number of regular Refresh commands required later by one. Note that pulling in more than 8, depending on Refresh mode, Refresh commands in advance does not further reduce the number of regular Refresh commands required later, so that the resulting maximum interval between two surrounding Refresh commands is limited to 9 x tREFI . At any given time, a maximum of 16 REF commands can be issued within 2 x tREFI . And for per bank refresh, a maximum 8 x 8 per bank refresh commands can be postponed or pulled in for scheduling efficiency. At any given time, a maximum of 2 x 8 x 8 per bank refresh commands can be issued within 2 x tREFI.


Refresh Command Timing




NOTE 1 Only NOP commands allowed after Refresh command registered until tRFC(min) expires.

NOTE 2 Time interval between two Refresh commands may be extended to a maximum of 9 X tREFI.

Postponing Refresh Commands



Pulling-in Refresh Commands



REFRESH Requirements

1. Minimum number of REFRESH commands

LPDDR3 requires a minimum number, R, of REFRESH (REFab) commands within any rolling refresh window ($t_{REFW} = 32 \text{ ms} @ \text{MR4}[2:0] = 011$ or $\text{TC} \leq 85^\circ\text{C}$). For actual values per density, and the resulting average refresh interval (t_{REFI}). For t_{REFW} and t_{REFI} refresh multipliers at different MR4 settings.


When using per-bank REFRESH, a REFab command can be replaced by a full cycle of eight REFpb commands.

2. REFRESH Requirements and SELF REFRESH


Self refresh mode may be entered with a maximum of eight refresh commands being postponed. After exiting selfrefresh mode with one or more refresh commands postponed, additional refresh commands may be postponed to the extent that the total number of postponed refresh commands (before and after the self refresh) will never exceed eight. During self-refresh mode, the number of postponed or pulled-in REF commands does not change.

“The use of self refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from self refresh mode. Upon exit from self refresh, the LPDDR3 SDRAM requires a minimum of one extra refresh command before it is put back into self refresh mode.”

All-Bank REFRESH Operation



Per-Bank REFRESH Operation



NOTE 1 In the beginning of this example, the REFpb bank is pointing to bank 0.

NOTE 2 Operations to banks other than the bank being refreshed are supported during the t_{RFCpb} period.

SELF REFRESH Operation

The SELF REFRESH command can be used to retain data in the array, even if the rest of the system is powered down. When in the self refresh mode, the device retains data without external clocking. The device has a built-in timer to accommodate SELF REFRESH operation. The SELF REFRESH command is executed by taking $\overline{\text{CKE}}$ LOW, $\overline{\text{CS}}$ LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. CKE must be HIGH during the clock cycle preceding a SELF REFRESH command. To ensure that there is enough time to account for internal delay on the CKE signal path, two NOP commands are required after CKE is driven LOW, this timing period is defined as t_{CPDED} . CKE LOW will result in deactivation of input receivers after t_{CPDED} has expired. After the power-down command is registered, CKE must be held LOW to keep the device in self refresh mode.


LPDDR3 devices can operate in self refresh mode in both the standard and elevated temperature ranges. These devices also manage self refresh power consumption when the operating temperature changes, resulting in the lowest possible power consumption across the operating temperature range.

Once the SDRAM has entered Self Refresh mode, all of the external signals except CKE, are “don’t care”. For proper self refresh operation, power supply pins (V_{DD1} , V_{DD2} , and V_{DDCA}) must be at valid levels. V_{DDQ} may be turned off during Self-Refresh. Prior to exiting Self-Refresh, V_{DDQ} must be within specified limits. V_{refDQ} and V_{refCA} may be at any level within minimum and maximum levels (see Absolute Maximum DC Ratings). However prior to exiting Self-Refresh, V_{refDQ} and V_{refCA} must be within specified limits (see Recommended DC Operating Conditions). The SDRAM initiates a minimum of one all-bank refresh command internally within t_{CKESR} period once it enters Self Refresh mode. The clock is internally disabled during Self Refresh Operation to save power. The minimum time that the SDRAM must remain in Self Refresh mode is $t_{\text{CKESR,min}}$. The user may change the external clock frequency or halt the external clock t_{CPDED} after Self Refresh entry is registered; however, the clock must be restarted and stable before the device can exit Self Refresh operation.

The procedure for exiting Self Refresh requires a sequence of commands. First, the clock shall be stable and within specified limits for a minimum of $2 t_{\text{CK}}$ prior to the positive clock edge that registers CKE HIGH. Once Self Refresh Exit is registered, a delay of at least t_{XSR} must be satisfied before a valid command can be issued to the device to allow for any internal refresh in progress. CKE must remain HIGH for the entire Self Refresh exit period t_{XSR} for proper operation. NOP commands must be registered on each positive clock edge during the Self Refresh exit interval t_{XSR} . For the description of ODT operation and specifications during self-refresh entry and exit, see section On-Die Termination.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self Refresh mode. Upon exit from Self Refresh, it is required that at least one REFRESH command (8 per-bank or 1 all-bank) is issued before entry into a subsequent Self Refresh.

Self Refresh Operation



NOTE 1 Input clock frequency can be changed or stopped during self refresh, provided that upon exiting self-refresh, a minimum of 2 cycles of stable clocks are provided, and the clock frequency is between the minimum and maximum frequencies for the particular speed grade.

NOTE 2 The device must be in the all-banks-idle state prior to entering self refresh mode.

NOTE 3 tXSR begins at the rising edge of the clock after CKE is driven HIGH.

NOTE 4 A valid command can be issued only after tXSR is satisfied. NOPs must be issued during tXSR.

Partial-Array Self Refresh: Bank Masking

LPDDR3 SDRAMs are comprised of 8 banks. Each bank can be configured independently whether a self refresh operation is taking place. One 8-bit mode register (accessible via the MRW command) is assigned to program the bankmasking status of each bank up to 8 banks.

The mask bit to the bank enables or disables a refresh operation of the entire memory space within the bank. If a bank is masked using the bank mask register, a REFRESH operation to the entire bank is blocked and bank data retention is not guaranteed in self refresh mode. To enable a REFRESH operation to a bank, the corresponding bank mask bit must be programmed as “unmasked.” When a bank mask bit is unmasked, the array space being refreshed within that bank is determined by the programmed status of the segment mask bits, bits, which is described in the following pages.

Partial-Array Self Refresh: Segment Masking

Programming segment mask bits is similar to programming bank mask bits. Eight segments are used for masking. A mode register is used for programming segment mask bits up to 8 bits.

When the mask bit to an address range (represented as a segment) is programmed as “masked,” a REFRESH operation to that segment is blocked. Conversely, when a segment mask bit to an address range is unmasked, refresh to that segment is enabled.

A segment-masking scheme can be used in place of or in combination with a bankmasking scheme. Each segment-mask bit setting is applied across all banks. Programming of bits in the reserved registers has no effect on the device operation.


	Segment Mask (MR17)	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	Bank 7
Bank Mask (MR16)		0	1	0	0	0	0	0	1
Segment 0	0		M						M
Segment 1	0		M						M
Segment 2	1	M	M	M	M	M	M	M	M
Segment 3	0		M						M
Segment 4	0		M						M
Segment 5	0		M						M
Segment 6	0		M						M
Segment 7	1	M	M	M	M	M	M	M	M

NOTE 1 This table illustrates an example of an 8-bank LPDDR3 device, when a refresh operation to bank 1 and bank 7, as well as segment 2 and segment 7 are masked.

MODE REGISTER READ (MRR)

The MRR command is used to read configuration and status data from SDRAM mode registers. The MRR command is initiated with \overline{CS} LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode register is selected by CA1f–CA0f and CA9r–CA4r. The mode register contents are available on the first data beat of DQ[7:0] after $RL \times tCK + tDQSCK + tDQSQ$ following the rising edge of the clock where MRR is issued. Subsequent data beats contain valid but undefined content, except in the case of the DQ calibration function, where subsequent data beats contain valid content as described. All DQS are toggled for the duration of the mode register READ burst.

The MRR command has a burst length of eight. MRR operation (consisting of the MRR command and the corresponding data traffic) must not be interrupted. The MRR command period is defined as $tMRR$.



NOTE 1 MRRs to DQ calibration registers MR32 and MR40 are described in “DQ Calibration”.

NOTE 2 Only the NOP command is supported during $tMRR$.


NOTE 3 Mode register data is valid only on DQ[7:0] on the first beat. Subsequent beats contain valid but undefined data. DQ[MAX:8] contain valid but undefined data for the duration of the MRR burst.

NOTE 4 Minimum Mode Register Read to write latency is $RL + RU(tDQSCK_{max}/tCK) + 8/2 + 1 - WL$ clock cycles.

NOTE 5 Minimum Mode Register Read to Mode Register Write latency is $RL + RU(tDQSCK_{max}/tCK) + 8/2 + 1$ clock cycles.

NOTE 6 In this example, $RL = 8$ for illustration purposes only. After a prior READ command, the MRR command must not be issued earlier than $BL/2$ clock cycles, or $WL + 1 + BL/2 + RU(tWTR/tCK)$ clock cycles after a prior WRITE command, as READ bursts and WRITE bursts must not be truncated by MRR.


READ to MRR Timing



- NOTE 1 The minimum number of clock cycles from the burst READ command to the MRR command is BL/2.
- NOTE 2 Only the NOP command is supported during tMRR.

After a prior READ command, the MRR command must not be issued earlier than BL/2 clock cycles, or WL + 1 + BL/2 + RU(tWTR/tCK) clock cycles after a prior WRITE command, as READ bursts and WRITE bursts must not be truncated by MRR.


Burst WRITE Followed by MRR



- NOTE 1 The minimum number of clock cycles from the burst WRITE command to the MRR command is [WL + 1 + BL/2 + RU(tWTR/tCK)].
- NOTE 2 Only the NOP command is supported during tMRR.

MRR Following Idle Power-Down State

Following the idle power-down state, an additional time, t_{MRRI} , is required prior to issuing the mode register read (MRR) command. This additional time (equivalent to t_{RCD}) is required in order to be able to maximize power-down current savings by allowing more power-up time for the MRR data path after exit from the idle power-down state.



NOTE 1 Any valid command except MRR.

Temperature Sensor

LPDDR3 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing derating is required in the elevated temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device operating temperature can be used to determine if operating temperature requirements are being met.

Temperature sensor data can be read from MR4 using the Mode Register Read protocol. Upon exiting self-refresh or power-down, the device temperature status bits will be no older than tTSI.

When using the temperature sensor, the actual device case temperature may be higher than the operating temperature specification that applies for the standard or extended temperature ranges. For example, TCASE could be above 85°C when MR4[2:0] equals 011B. LPDDR3 devices shall allow for 2°C temperature margin between the point at which the device updates the MR4 value and the point at which the controller re-configures the system accordingly. In the case of tight thermal coupling of the memory device to external hot spots, the maximum device temperature might be higher than what is indicated by MR4.

To assure proper operation using the temperature sensor, applications should consider the following specifications.

Parameter	Symbol	Edge	Value	Unit	Notes
System Temperature Gradient	TempGradient	Max	System Dependent	°C/s	Maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C.
MR4 Read Interval	ReadInterval	Max	System Dependent	ms	Time period between MR4 READs from the system.
Temperature Sensor Interval	tTSI	Max	32	ms	Maximum delay between internal updates of MR4.
System Response Delay	SysRespDelay	Max	System Dependent	ms	Maximum response time from an MR4 READ to the system response.
Device Temperature Margin	TempMargin	Max	2	°C	Margin above maximum temperature to support controller response.

These devices accommodate the temperature margin between the point at which the device temperature enters the elevated temperature range and point at which the controller re-configures the system accordingly. To determine the required MR4 polling frequency, the system must use the maximum TempGradient and the maximum response time of the system using the following equation:


$$\text{TempGradient} \times (\text{ReadInterval} + \text{tTSI} + \text{SysRespDelay}) \leq 2^{\circ}\text{C}$$

For example, if TempGradient is 10°C/s and the SysRespDelay is 1ms:

$$10^{\circ}\text{C/s} \times (\text{ReadInterval} + 32\text{ms} + 1\text{ms}) \leq 2^{\circ}\text{C}$$


In this case, ReadInterval must not exceed 167ms.

Temperature Sensor Timing



DQ Calibration

LPDDR3 devices feature a DQ calibration function that outputs one of two predefined system-timing calibration patterns. An MRR operation to MR32 (pattern A) or an MRR operation to MR40 (pattern B) will return the specified pattern on DQ0 and DQ8; and on DQ0, DQ8, DQ16, and DQ24 for x32 devices. For x16 devices, DQ[7:1] and DQ[15:9] drive the same information as DQ0 during the MRR burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] drive the same information as DQ0 during the MRR burst. MRR DQ calibration commands can occur only from the idle state.




Data Calibration Pattern Description

Pattern	MR#	Bit Time	Bit Time	Bit Time	Bit Time	Bit Time	Bit Time	Bit Time	Bit Time
		0	1	2	3	4	5	6	7
Pattern A	MR32	1	0	1	0	1	0	1	0
Pattern B	MR40	0	0	1	1	0	0	1	1

Mode Register Write (MRW) Command

The Mode Register Write (MRW) command is used to write configuration data to mode registers. The MRW command is initiated with \overline{CS} LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock. The mode register is selected by CA1f-CA0f, CA9r-CA4r. The data to be written to the mode register is contained in CA9f-CA2f. The MRW command period is defined by t_{MRW} . Mode register WRITES to read-only registers have no impact on the functionality of the device.

MODE REGISTER WRITE Timing



NOTE 1 At time T_y , the device is in the idle state.

NOTE 2 Only the NOP command is supported during t_{MRW} .

MRW

MRW can only be issued when all banks are in the idle precharge state. One method of ensuring that the banks are in this state is to issue a PRECHARGE-ALL command.


Truth Table for MRR and MRW

Current State	Command	Intermediate State	Next State
All Banks idle	MRR	Mode Register Reading (All Banks idle)	All Banks idle
	MRW	Mode Register Writing (All Banks idle)	All Banks idle
	MRW (Reset)	Restting (Device Auto-Init)	All Banks idle
Bank(s) Active	MRR	Mode Register Reading (Bank(s) idle)	Bank(s) Active
	MRW	Not Allowed	Not Allowed
	MRW (Reset)	Not Allowed	Not Allowed

Mode Register Write Reset (MRW Reset)

The MRW RESET command brings the device to the device auto-initialization (resetting) state in the power-on initialization sequence (see “Voltage Ramp and Device Initialization”). The MRW RESET command can be issued from the idle state. This command resets all mode registers to their default values. After MRW RESET, boot timings must be observed until the device initialization sequence is complete and the device is in the idle state. Array data is undefined after the MRW RESET command.

If the initialization is to be performed at-speed (greater than the recommended boot clock frequency), then CA Training may be necessary to ensure setup and hold timings. Since the MRW RESET command is required prior to CA Training, an alternate MRW RESET command with an op-code of 0xFC_H should be used. This encoding ensures that no transitions occur on the CA bus. Prior to CA Training, it is recommended to hold the CA bus stable for one cycle prior to, and one cycle after, the issuance of the MRW RESET command to ensure setup and hold timings on the CA bus.



NOTE 1 Optional MRW RESET command and optional \overline{CS} assertion are allowed, When optional MRW RESET command is used, t_{INIT4} starts at T_{d'}.

MRW ZQ Calibration Command

The MRW command is used to initiate the ZQ calibration command. This command is used to calibrate the output driver impedance across process, temperature, and voltage. LPDDR3 devices support ZQ calibration.

There are four ZQ calibration commands and related timings: tZQINIT, tZQRESET, tZQCL, and tZQCS. tZQINIT is for initialization calibration; tZQRESET is for resetting ZQ to the default output impedance; tZQCL is for long calibration(s); and tZQCS is for short calibration(s). See calibration command-code definitions.

The initialization ZQ calibration (ZQINIT) must be performed for LPDDR3. ZQINIT provides an output impedance accuracy of ±15 percent. After initialization, the ZQ calibration long (ZQCL) can be used to recalibrate the system to an output impedance accuracy of ±15 percent. A ZQ calibration short (ZQCS) can be used periodically to compensate for temperature and voltage drift in the system.

The ZQ reset command (ZQRESET) resets the output impedance calibration to a default accuracy of ±30% across process, voltage, and temperature. This command is used to ensure output impedance accuracy to ±30% when ZQCS and ZQCL commands are not used.

One ZQCS command can effectively correct at least 1.5% (ZQ correction) of output impedance errors within tZQCS for all speed bins, assuming the maximum sensitivities specified are met. The appropriate interval between ZQCS commands can be determined from using these tables and system-specific parameters.

LPDDR3 devices are subject to temperature drift rate (TdriftrateE) and voltage drift rate (Vdriftrate) in various applications. To accommodate drift rates and calculate the necessary interval between ZQCS commands, apply the following formula:

$$\frac{ZQCorrection}{(TSens \times Tdriftrate) + (VSens \times Vdriftrate)} = CalibrationInterval$$

Where $T_{sens} = MAX(dRONdT)$ and $V_{sens} = MAX(dRONdV)$ define temperature and voltage sensitivities.


For example, if $T_{sens} = 0.75\%/^{\circ}C$, $V_{sens} = 0.20\%/mV$, $T_{driftrate} = 1^{\circ}C/sec$, and

$V_{driftrate} = 15mV/sec$, then the interval between ZQCS commands is calculated as:

$$\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4s$$

A ZQ calibration command can only be issued when the device is in the idle state with all banks precharged. ODT shall be disabled via the mode register or the ODT pin prior to issuing a ZQ calibration command. No other activities can be performed on the data bus and the data bus shall be un-terminated during calibration periods (tZQINIT, tZQCL, or tZQCS). The quiet time on the data bus helps to accurately calibrate output impedance. There is no required quiet time after the ZQ RESET command. If multiple devices share a single ZQ resistor, only one device can be calibrating at any given time. After calibration is complete, the ZQ ball circuitry is disabled to reduce power consumption. In systems sharing a ZQ resistor between devices, the controller must prevent tZQINIT, tZQCS, and tZQCL overlap between the devices. ZQ RESET overlap is acceptable.

ZQ Timings



- NOTE 1 Only the NOP command is supported during ZQ calibration.
- NOTE 2 CKE must be registered HIGH continuously during the calibration period.
- NOTE 3 All devices connected to the DQ bus should be High-Z during the calibration process.

ZQ External Resistor Value, Tolerance, and Capacitive Loading

To use the ZQ calibration function, a $R_{ZQ} \pm 1\%$ tolerance external resistor must be connected between the ZQ pin and ground. A single resistor can be used for each device or one resistor can be shared between multiple devices if the ZQ calibration timings for each device do not overlap. The total capacitive loading on the ZQ pin must be limited.


MRW - CA Training Mode

Because CA inputs operate as double data rate, it may be difficult for memory controller to satisfy CA input setup/hold timings at higher frequency. A CA Training mechanism is provided.

CA Training Sequence

1. CA Training mode entry: Mode Register Write to MR41
2. CA Training session: Calibrate CA0, CA1, CA2, CA3, CA5, CA6, CA7 and CA8
3. CA to DQ mapping change: Mode Register Write to MR48
4. Additional CA Training session: Calibrate remaining CA pins (CA4 and CA9)
5. CA Training mode exit: Mode Register Write to MR42

CA Training Timing



- NOTE 1 Unused DQ must be valid HIGH or LOW during data output period. Unused DQ may transition at the same time as the active DQ. DQS must remain static and not transition.
- NOTE 2 CA to DQ mapping change via MR 48 omitted here for clarity of the timing diagram. Both MR41 and MR48 training sequences must be completed before exiting the training mode (MR42). To enable a CA to DQ mapping change, CKE must be driven HIGH prior to issuance of the MRW 48 command. For details, please refer to CA Training Sequence section.
- NOTE 3 Because data out control is asynchronous and will be an analog delay from when all the CA data is available, tADR and tMRZ are defined from CK falling edge.
- NOTE 4 It is recommended to hold the CA bus stable for one cycle prior to and one cycle after the issuance of the MRW CA Training Entry Command to ensure setup and hold timings on the CA bus.
- NOTE 5 Clock phase may be adjusted in CA training mode while \overline{CS} is high and CKE is low resulting in an irregular clock with shorter/longer periods and pulse widths.
- NOTE 6 Optional MRW 41, 48, 42 command and CA calibration command are allowed. To complement these optional commands, optional \overline{CS} assertions are also allowed. All timing must comprehend these optional \overline{CS} assertions:
- a) tADR starts at the falling clock edge after the last registered \overline{CS} assertion.
 - b) tCACD, tCACKEL, tCAMRD start with the rising clock edge of the last \overline{CS} assertion.
 - c) tCAENT, tCAEXT need to be met by the first \overline{CS} assertion.
 - d) tMRZ will be met after the falling clock edge following the first \overline{CS} assertion with exit (MRW#42) command.

The LPDDR3 SDRAM may not properly recognize a Mode Register Write command at normal operation frequency before CA Training is finished. Special encodings are provided for CA Training mode enable/disable. MR41 and MR42 encodings are selected so that rising edge and falling edge values are the same. The LPDDR3 SDRAM will recognize MR41 and MR42 at normal operation frequency even before CA timing adjustments have been made. Calibration data will be output through DQ pins. CA to DQ mapping is described in below table.

After timing calibration with MR41 is finished, users will issue MRW to MR48 and calibrate remaining CA pins (CA4 and CA9) using (DQ0/DQ1 and DQ8/DQ9) as calibration data output pins.

CA Training mode enable (MR41(29H, 0010 1001b), OP=A4H(1010 0100b))

Clock edge	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9
CK rising edge	L	L	L	L	H	L	L	H	L	H
CK falling edge	L	L	L	L	H	L	L	H	L	H

CA Training mode disable (MR42(2AH,0010 1010b),OP=A8H(1010 1000b))

Clock edge	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9
CK rising edge	L	L	L	L	L	H	L	H	L	H
CK falling edge	L	L	L	L	L	H	L	H	L	H

CA to DQ mapping (CA Training mode enabled with MR41)

Clock edge	CA0	CA1	CA2	CA3	CA5	CA6	CA7	CA8
CK rising edge	DQ0	DQ2	DQ4	DQ6	DQ8	DQ10	DQ12	DQ14
CK falling edge	DQ1	DQ3	DQ5	DQ7	DQ9	DQ11	DQ13	DQ15

CA Training mode enable (MR48(30H, 0011 0000b), OP=C0H(1100 0000b))

Clock edge	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9
CK rising edge	L	L	L	L	L	L	L	L	H	H
CK falling edge	L	L	L	L	L	L	L	L	H	H

CA to DQ mapping (CA Training mode is enabled with MR48)

Clock edge	CA4	CA9
CK rising edge	DQ0	DQ8
CK falling edge	DQ1	DQ9

NOTE 1 Other DQs must have valid output (either HIGH or LOW).

MRW - Write Leveling Mode

In order to provide for improved signal integrity performance, the LPDDR3 SDRAM provides a write leveling feature to compensate for timing skew, affecting timing parameters such as t_{DQSS} , t_{DSS} , and t_{DSH} .


The memory controller uses the write leveling feature to receive feedback from the SDRAM allowing it to adjust the clock to data strobe signal relationship for each DQS/\overline{DQS} signal pair. The memory controller performing the leveling must have adjustable delay setting on DQS/\overline{DQS} signal pair to align the rising edge of DQS signals with that of the clock signal at the DRAM pin. The DRAM asynchronously feeds back CLK , sampled with the rising edge of DQS signals. The controller repeatedly delays DQS signals until a transition from 0 to 1 is detected. The DQS signals delay established through this exercise ensures the t_{DQSS} specification can be met.

All data bits carry the leveling feedback to the controller ($DQ[15:0]$ for x16 configuration, $DQ[31:0]$ for x32 configuration). All DQS signals must be leveled independently.

The LPDDR3 SDRAM enters into write leveling mode when mode register $MR2[7]$ is set HIGH. When entering write leveling mode, the state of the DQ pins is undefined. During write leveling mode, only NOP commands are allowed, or MRW command to exit write leveling operation. Upon completion of the write leveling operation, the DRAM exits from write leveling mode when $MR2[7]$ is reset LOW.

The controller will drive DQS LOW and \overline{DQS} HIGH after a delay of $t_{WLDQSEN}$. After time t_{WLMRD} , the controller provides DQS signal input which is used by the DRAM to sample the clock signal driven from the controller. The delay time $t_{WLMRD(max)}$ is controller dependent. The DRAM samples the clock input with the rising edge of DQS and provides asynchronous feedback on all the DQ bits after time t_{WLO} . The controller samples this information and either increment or decrement the DQS and/or \overline{DQS} delay settings and launches the next DQS/\overline{DQS} pulse. The sample time and trigger time is controller dependent. Once the following DQ/\overline{DQS} transition is sampled, the controller locks the strobe delay settings, and write leveling is achieved for the device.


Write Leveling Timing



On-Die Termination

ODT (On-Die Termination) is a feature of the LPDDR3 SDRAM that allows the DRAM to turn on/off termination resistance for each DQ, DQS/ \overline{DQS} and DM signal via the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently turn on/off termination resistance for any or all DRAM devices. The ODT pin directly controls ODT operation and is not sampled by the clock.

The ODT feature is turned off and not supported in self-refresh and deep power down modes. The DRAM will also disable termination during read operations. ODT operation can optionally be enabled during power down mode via a mode register.



The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other mode register control information. The value of R_{TT} is determined by the settings of mode register bits.

ODT Mode Register

The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other mode register control information. The value of R_{TT} is determined by the settings of Mode Register bits. The ODT pin will be ignored if the Mode Register MR11 is programmed to disable ODT, in self-refresh, in deep power down, in CKE power down (mode register option) and during read operations.

Asynchronous ODT

When enabled, the ODT feature is controlled asynchronously based on the status of the ODT pin. ODT is off under any of the following conditions:

- ODT is disabled through MR11[1:0]
- DRAM is performing a read operation (RD or MRR)
- DRAM is in power down mode and MR11[2] is zero
- DRAM is in self-refresh or deep power down modes.
- DRAM is in CA Training Mode.

In asynchronous ODT mode, the following timing parameters apply when ODT operation is controlled by the ODT pin: $t_{ODT\text{off},\text{min,max}}$, $t_{ODT\text{on},\text{min,max}}$.

Minimum R_{TT} turn-on time ($t_{ODT\text{on},\text{min}}$) is the point in time when the device termination circuit leaves high impedance state and ODT resistance begins to turn on. Maximum R_{TT} turn on time ($t_{ODT\text{on},\text{max}}$) is the point in time when the ODT resistance is fully on. $t_{ODT\text{on},\text{min}}$ and $t_{ODT\text{on},\text{max}}$ are measured from ODT pin high.

Minimum R_{TT} turn-off time ($t_{ODT\text{off},\text{min}}$) is the point in time when the device termination circuit starts to turn off the ODT

resistance. Maximum ODT turn off time ($t_{ODT\text{off,max}}$) is the point in time when the on-die termination has reached high impedance. $t_{ODT\text{off,min}}$ and $t_{ODT\text{off,max}}$ are measured from ODT pin low.

ODT During Read Operations (RD or MRR)

During read operations, LPDDR3 SDRAM will disable termination and disable ODT control through the ODT pin. After read operations are completed, ODT control is resumed through the ODT pin (if ODT mode is enabled).

ODT During Power Down

When MR11 OP<2> is zero, termination control through the ODT pin will be disabled when the DRAM enters CKE power down. After a power down command is registered, termination will be disabled within a time window specified by $t_{ODTd,min,max}$. After a power down exit command is registered, termination will be enabled within a time window specified by $t_{ODTe,min,max}$.

Minimum RTT disable time ($t_{ODTd,min}$) is the point in time when the device termination circuit is no longer be controlled by the ODT pin. Maximum ODT disable time ($t_{ODTd,max}$) is the point in time when the on-die termination will be in high impedance.

Minimum RTT enable time ($t_{ODTe,min}$) is the point in time when the device termination circuit will no longer be in high impedance. The ODT pin shall control the device termination circuit after maximum ODT enable time

($t_{ODTe,max}$) is satisfied. When MR11[2] is enabled and MR11[1:0] are non zero, ODT operation is supported during CKE power down with ODT control through the ODT pin.

ODT During Self Refresh

LPDDR3 SDRAM disables the ODT function during self refresh. After a self refresh command is registered, termination will be disabled within a time window specified by $t_{ODTd,min,max}$. After a self refresh exit command is registered, termination will be enabled within a time window specified by $t_{ODTe,min,max}$.

ODT During Deep Power Down

LPDDR3 SDRAM disables the ODT function during deep power down. After a deep power down command is registered, termination will be disabled within a time window specified by $t_{ODTd,min,max}$.

ODT During CA Training and Write Leveling

During CA Training Mode, LPDDR3 SDRAM will disable on-die termination and ignore the state of the ODT control pin.

For ODT operation during Write Leveling mode, refer to below table for termination activation and deactivation for DQ and $\overline{DQS}/\overline{DQS}$. If ODT is enabled, the ODT pin must be high, in Write Leveling mode.

DRAM Termination Function in Write Leveling Mode


ODT pin	DQS/ $\overline{\text{DQS}}$ termination	DQ termination
de-asserted	OFF	OFF
asserted	ON	OFF

ODT States Truth Table


	Write	Read/DQ Cal	ZQ Cal	CA Training	Write Level
DQ Termination	Enabled	Disabled	Disabled	Disabled	Disabled
DQS Termination	Enabled	Disabled	Disabled	Disabled	Enabled

NOTE 1 ODT is enabled with MR11[1:0]=01b, 10b, or 11b and ODT pin HIGH. ODT is disabled with MR11[1:0]=00b or ODT pin LOW.

Asynchronous ODT Timing Example for RL = 12




Automatic ODT Timing During READ Operation Example for RL = m



NOTE 1 The automatic RTT turn-off delay, tAOZDOff, is referenced from the rising edge of “RL-2” clock at Tm-2.

NOTE 2 The automatic RTT turn-on delay, tAOZDOn, is referenced from the rising edge of “RL+ BL/2” clock at Tm+4

ODT Timing During Power Down, Self Refresh, Deep Power Down Entry/Exit Example



NOTE 1 Upon exit of Deep Power Down mode, a complete power-up initialization sequence is required.

Power-Down

Power-down is entered synchronously when CKE is registered LOW and \overline{CS} is HIGH at the rising edge of clock. A NOP command must be driven in the clock cycle following the power-down command. CKE must not go LOW while MRR, MRW, READ, or WRITE operations are in progress. CKE can go LOW while any other operations such as row activation, PRECHARGE, auto precharge, or REFRESH are in progress, but the power-down /DD specification will not be applied until such operations are complete.

Entering power-down deactivates the input and output buffers, excluding CK, \overline{CK} , and CKE. To ensure that there is enough time to account for internal delay on the CKE signal path, two NOP commands are required after CKE is driven LOW, this timing period is defined as t_{CPDED} . CKE LOW will result in deactivation of input receivers after t_{CPDED} has expired. In power-down mode, CKE must be held LOW; all other input signals are "Don't Care." CKE LOW must be maintained until t_{CKE} is satisfied. VREFCA must be maintained at a valid level during power-down.


VDDQ can be turned off during power-down. If VDDQ is turned off, VREFDQ must also be turned off. Prior to exiting power-down, both VDDQ and VREFDQ must be within their respective minimum/maximum operating ranges.

No refresh operations are performed in power-down mode. The maximum duration in power-down mode is only limited by the refresh requirements outlined in section "REFRESH Command".

The power-down state is exited when CKE is registered HIGH. The controller must drive \overline{CS} HIGH in conjunction with CKE HIGH when exiting the power-down state. CKE HIGH must be maintained until $t_{CKE,min}$ is satisfied. A valid, executable command can be applied with power-down exit latency t_{XP} after CKE goes HIGH. Power-down exit latency is defined in the AC timing parameter table.


If power-down occurs when all banks are idle, this mode is referred to as idle powerdown; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down.

Basic Power-Down Entry and Exit Timing




NOTE 1 Input clock frequency can be changed or the input clock can be stopped or floated during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of 2 clock cycles prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.

CKE-Intensive Environment




REFRESH-to-REFRESH Timing in CKE-Intensive Environments



NOTE 1 The pattern shown can repeat over an extended period of time. With this pattern, all AC and DC timing and voltage specifications with temperature and voltage drift are ensured.


READ to Power-Down Entry



NOTE 1 CKE must be held HIGH until the end of the burst operation.


NOTE 2 CKE can be registered LOW at $RL + RU(tDQSCK(MAX)/tCK) + BL/2 + 1$ clock cycles after the clock on which the READ command is registered.

READ with Auto Precharge to Power-Down Entry




- NOTE 1 CKE must be held HIGH until the end of the burst operation.
- NOTE 2 CKE can be registered LOW at $RL + RU(tDQCK/tCK) + BL/2 + 1$ clock cycles after the clock on which the READ command is registered.
- NOTE 3 $BL/2$ with $tRTP = 7.5ns$ and $tRAS (MIN)$ is satisfied.
- NOTE 4 Start internal PRECHARGE.

WRITE to Power-Down Entry



- NOTE 1 CKE can be registered LOW at $WL + 1 + BL/2 + RU(tWR/tCK)$ clock cycles after the clock on which the WRITE command is registered.


WRITE with Auto Precharge to Power-Down Entry



NOTE 1 CKE can be registered LOW at $WL + 1 + BL/2 + RU(tWR/tCK) + 1$ clock cycles after the WRITE command is registered.


NOTE 2 Start internal PRECHARGE.

REFRESH Command to Power-Down Entry




NOTE 1 CKE can go LOW tIHCKE after the clock on which the REFRESH command is registered.

ACTIVATE Command to Power-Down Entry




NOTE 1 CKE can go LOW tIHCKE after the clock on which the ACTIVATE command is registered.

PRECHARGE Command to Power-Down Entry




NOTE 1 CKE can go LOW tIHCKE after the clock on which the PRECHARGE command is registered.

MRR to Power-Down Entry



NOTE 1 CKE can be registered LOW $RL + RU(tDQSK/tCK) + BL/2 + 1$ clock cycles after the clock on which the MRR command is registered.

MRW to Power-Down Entry



NOTE 1 CKE can be registered LOW tMRW after the clock on which the MRW command is registered.

Deep Power-Down (DPD)


Deep power-down (DPD) is entered when CKE is registered LOW with \overline{CS} LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of the clock. All banks must be in the idle state with no activity on the data bus prior to entering the DPD mode. During DPD, CKE must be held LOW. The contents of the SDRAM will be lost upon entry into DPD mode.

In DPD mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry are disabled within the device. To ensure that there is enough time to account for internal delay on the CKE signal path, two NOP commands are required after CKE is driven LOW, this timing period is defined as tCPDED.

CKE LOW will result in deactivation of command and address receivers after tCPDED has expired. VREFDQ can be at any level between 0 and VDDQ, and VREFCA can be at any level between 0 and VDDCA during DPD. All power supplies, including VREF, must be within the specified limits prior to exiting DPD (see “AC and DC Operating Conditions”).

DPD mode is exited when CKE is registered HIGH, while meeting tSCKE, and the clock must be stable. The device must be fully re-initialized using the power-up initialization sequence. The SDRAM is ready for normal operation after the initialization sequence is completed. For the description of ODT operation and specifications during DPD entry and exit, see “ODT During Deep Power Down”.

Deep Power-Down Entry and Exit Timing



NOTE 1 The initialization sequence can start at any time after Tx + 1.

NOTE 2 tINIT3 and Tx + 1 and refer to timings in the initialization sequence.

NOTE 3 Input clock frequency may be changed or the input clock can be stopped or floated during deep power-down, provided that upon exiting deep power-down, the clock is stable and within specified limits for a minimum of 2 clock cycles prior to deep power-down exit and the clock frequency is between the minimum and maximum frequency for the particular speed grade.

Input Clock Frequency Changes and Clock Stop Events

The device supports input clock frequency change during CKE LOW under the following conditions:

- $t_{CK(ABS)min}$ is met for each clock cycle;
- Refresh requirements apply during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- Any Activate or Precharge commands have executed to completion prior to changing the frequency;
- The related timing conditions (t_{RCD} , t_{RP}) have been met prior to changing the frequency;
- The initial clock frequency shall be maintained for a minimum of 2 clock cycles after CKE goes LOW;
- The clock satisfies $t_{CH(ABS)}$ and $t_{CL(ABS)}$ for a minimum of 2 clock cycles prior to CKE going HIGH.

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

The device supports clock stop during CKE LOW under the following conditions:

- CK is held LOW and \overline{CK} is held HIGH or both are floated during clock stop;
- Refresh requirements apply during clock stop;
- During clock stop, only REFab or REFpb commands may be executing;
- Any Activate or Precharge commands have executed to completion prior to stopping the clock;
- The related timing conditions (t_{RCD} , t_{RP}) have been met prior to stopping the clock;
- The initial clock frequency shall be maintained for a minimum of 2 clock cycles after CKE goes LOW;
- The clock satisfies $t_{CH(ABS)}$ and $t_{CL(ABS)}$ for a minimum of 2 clock cycles prior to CKE going HIGH.

The device supports input clock frequency change during CKE HIGH under the following conditions:

- $t_{CK(ABS)min}$ is met for each clock cycle;
- Refresh requirements apply during clock frequency change;
- Any Activate, Read, Write, Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to changing the frequency;
- The related timing conditions (t_{RCD} , t_{WR} , t_{WRA} , t_{RP} , t_{MRW} , t_{MRR} , etc.) have been met prior to changing the frequency;
- \overline{CS} shall be held HIGH during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- The LPDDR3 SDRAM is ready for normal operation after the clock satisfies $t_{CH(ABS)}$ and $t_{CL(ABS)}$ for a minimum of $2 \cdot t_{CK} + t_{XP}$.

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR3 devices support clock stop during CKE HIGH under the following conditions:

- CK is held LOW and \overline{CK} is held HIGH during clock stop;
- \overline{CS} shall be held HIGH during clock stop;
- Refresh requirements apply during clock stop;
- During clock stop, only REFAb or REFpb commands may be executing;
- Any Activate, Read, Write, Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to stopping the clock;
- The related timing conditions (t_{RCD} , t_{WR} , t_{WRA} , t_{RP} , t_{MRW} , t_{MRR} , etc.) have been met prior to stopping the clock;
- The LPDDR3 SDRAM is ready for normal operation after the clock is restarted and satisfies $t_{CH}(abs)$ and $t_{CL}(abs)$ for a minimum of $2 \cdot t_{CK} + t_{XP}$.

NO OPERATION (NOP) Command

The purpose of the NOP command is to prevent the device from registering any unwanted commands issued between operations. A NOP command can only be issued at clock cycle n when the CKE level is constant for clock cycle $N-1$ and clock cycle N . A NOP command has two possible encodings:

1. \overline{CS} HIGH at the clock rising edge N .
2. \overline{CS} LOW and CA0, CA1, CA2 HIGH at the clock rising edge N .

The NOP command will not terminate a previous operation that is still in process, such as a burst READ or WRITE cycle.

Revision History

Version	Page	Modified	Description	Released
1.6	All	-	Official Release	02/2019
1.7	P1	Temperature Range	Revise	07/2019
	P92	MR11_ODT	Align with JEDEC	
1.8	P2	Ordering Information	Remove NT6CL256M32AQ-H1 & NOTE 1	10/2019
	P49,50	IDD Specifications	Revise	
1.9	P83	nWR (for AP)	Add nWR14, nWR16	12/2019
	P84	RL&WL	Add 1066MHz	
2.0	-	-	Add part number: NT6CL1024F32AP-H1/H0, NT6CL256T64AH(J)-H1, NT6CL512F64AH(J)-H1	03/2020
2.1	-	-	Remove NT6CL256T64AR(4)-H1	06/2020
2.2	P1	-	Remove NOTE 4	02/2021
	P57-59	IDD Specifications	Publish 105C IDD	
2.3	P56-59	IDD Specifications	Revise IDD and add NOTE	05/2021
2.4	-	-	Add part number: NT6CL256T64A7-H1, NT6CL512F64A7-H1	07/2021
2.5	P1,2	-	Align 253b as FBGA, remove PoP	07/2021



<http://www.nanya.com/>