











**TPS22994** SLVSCL4B - AUGUST 2014-REVISED SEPTEMBER 2014

# TPS22994 Quad Channel Load Switch with GPIO and I<sup>2</sup>C Control

#### **Features**

- Input Voltage: 1.0 V to 3.6 V
- Low ON-State Resistance (V<sub>BIAS</sub> = 7.2 V)
  - R<sub>ON</sub> = 41 mΩ at V<sub>IN</sub> = 3.3 V
  - R<sub>ON</sub> = 41 mΩ at V<sub>IN</sub> = 1.8 V
  - R<sub>ON</sub> = 41 mΩ at V<sub>IN</sub> = 1.5 V
  - R<sub>ON</sub> = 41 mΩ at V<sub>IN</sub> = 1.0 V
- VBIAS voltage range: 2.7 V to 17.2 V
  - Suitable for 1S/2S/3S/4S Li-ion Battery **Topologies**
- 1-A Max Continuous Current Per Channel
- **Quiescent Current** 
  - Single Channel < 12 μA</li>
  - All Four Channels < 22 μA</li>
- Shutdown Current (All Four Channels) < 7 μA
- Four 1.2-V Compatible GPIO Control Inputs
- I<sup>2</sup>C Configuration (Per Channel)
  - On/Off Control
  - Programmable Slew Rate Control (5 options)
  - Programmable ON-delay (4 options)
  - Programmable Output Discharge (4 options)
- I<sup>2</sup>C SwitchALL™ Command for Multichannel/Multi-chip Control
- QFN-20 package, 3 mm x 3 mm, 0.75 mm height

## 2 Applications

- Ultrathin PC
- Notebook PC
- **Tablets**
- Servers
- All-In-One PC

## Description

The TPS22994 is a multi-channel, low  $R_{\text{ON}}$  load switch with user programmable features. The device contains four N-channel MOSFETs that can operate over an input voltage range of 1.0 V to 3.6 V. The switch can be controlled by I2C making it ideal for usage with processors that have limited GPIO available. The rise time of the TPS22994 device is internally controlled in order to avoid inrush current. The TPS22994 has five programmable slew rate options, four ON-delay options, and four quick output discharge (QOD) resistance options.

The channels of the device can be controlled via either GPIO or I<sup>2</sup>C. The default mode of operation is GPIO control through the ONx terminals. The I<sup>2</sup>C slave address terminals can be tied high or low to assign seven unique device addresses.


The TPS22994 is available in a space-saving RUK package (0.4-mm pitch) and is characterized for operation over the free-air temperature range of -40°C to 85°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22994	WQFN (20)	3.00 mm x 3.00 mm

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the datasheet.

# Simplified Schematic





# **Table of Contents**

1 Features 1	9 Detailed Description	18
2 Applications 1	9.1 Overview	18
3 Description 1	9.2 Functional Block Diagram	18
4 Simplified Schematic 1	9.3 Feature Description	19
5 Revision History2	9.4 Device Functional Modes	24
6 Device Comparison Table 3	9.5 Register Map	25
7 Pin Configuration and Functions 4	10 Applications and Implementation	27
8 Specifications 5	10.1 Application Information	
8.1       Recommended Operating Conditions       5         8.2       Absolute Maximum Ratings       5         8.3       Handling Ratings       5         8.4       Thermal Information       6         8.5       Electrical Characteristics       6         8.6       Switching Characteristics, V <sub>BIAS</sub> = 7.2 V       9         8.7       Switching Characteristics, V <sub>BIAS</sub> = 3.3 V       9         8.8       Typical Characteristics       11	10.2 Typical Application	35 36 36 36

# 5 Revision History

Changes from Revision A (September 2014) to Revision B	Page
Updated MAX limits in the Electrical Characteristics table.	6
Updated Detailed Design Procedure for Parallel Channels Application.	30
Changes from Original (August 2014) to Revision A	Page
Inital release of full version datasheet.	1



## 6 Device Comparison Table


TPS22994	
R <sub>ON</sub> TYPICAL AT 3.3 V (V <sub>BIAS</sub> = 7.2 V)	41 mΩ
RISE TIME (1)	Programmable
ON DELAY (1)	Programmable
QUICK OUTPUT DISCHARGE (1) (2)	Programmable
MAXIMUM OUTPUT CURRENT (per channel)	1 A
GPIO ENABLE	Active High
OPERATING TEMP	-40°C to 85°C


See *Application Information* section.

This feature discharges output of the switch to GND through an internal resistor, preventing the output from floating. See Application information section.



# 7 Pin Configuration and Functions





## **Pin Functions**

Pin I/O		1/0	DECORIDATION
NO.	NAME	1/0	DESCRIPTION
Exposed Thermal Pad		-	Exposed thermal pad for thermal relief. Tie to GND.
1	VOUT2	0	Channel 2 output.
2	VIN2	1	Channel 2 input.
3	VBIAS	I	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.7 V to 17.2 V. See the <i>Applications and Implementation</i> section.
4	VIN1	I	Channel 1 input.
5	VOUT1	0	Channel 1 output.
6	ADD1	I	Device address pin. Tie high or low. Do not leave floating. See the <i>Applications and Implementation</i> section.
7	ON4	I	Active high channel 4 control input. Do not leave floating.
8	ON3	I	Active high channel 3 control input. Do not leave floating.
9	ON2	I	Active high channel 2 control input. Do not leave floating.
10	ON1	I	Active high channel 1 control input. Do not leave floating.
11	VOUT4	0	Channel 4 output.
12	VIN4	I	Channel 4 input.
13	GND	-	Device ground.
14	VIN3	I	Channel 3 input.
15	VOUT3	0	Channel 3 output.
16	ADD2	I	Device address pin. Tie high or low. See the <i>Applications and Implementation</i> section.
17	SCL	I	Serial clock input.
18	VDD	I	I <sup>2</sup> C device supply input. Tie this pin to the I <sup>2</sup> C SCL/SDA pull-up voltage. See the <i>Applications and Implementation</i> section.
19	SDA	I/O	Serial data input/output.
20	ADD3	I	Device address pin. Tie high or low. See the <i>Applications and Implementation</i> section.



## 8 Specifications

#### 8.1 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V	Input voltage for VIN1, VIN2, VIN3,	For V <sub>BIAS</sub> < 4.6 V	1.0	(V <sub>BIAS</sub> – 1 V)	V
$V_{INx}$	VIN4	For V <sub>BIAS</sub> ≥ 4.6 V	1.0	3.6	V
$V_{BIAS}$	Supply voltage for VBIAS		2.7	17.2	V
$V_{DD}$	Supply voltage for VDD		1.62	3.6	V
$V_{ADDx}$	Input voltage for ADD1, ADD2, ADD3		0	$V_{DD}$	V
$V_{ONx}$	Input voltage for ON1, ON2, ON3, ON	4	0	5	V
$V_{OUTx}$	Output voltage for VOUT1, VOUT2, V	OUT3, VOUT4	0	$V_{INx}$	V
C <sub>INx</sub>	Input capacitor on VIN1, VIN2, VIN3,	VIN4	1 <sup>(1)</sup>		μF

<sup>(1)</sup> Refer to application section.

## 8.2 Absolute Maximum Ratings<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted)

		VALUE  MIN MAX  -0.3 4  -0.3 20  -0.3 4  -0.3 4		UNIT <sup>(2)</sup>
		MIN	MAX	UNITY
$V_{INx}$	Input voltage for VIN1, VIN2, VIN3, VIN4	-0.3	4	V
$V_{BIAS}$	Supply voltage for VBIAS	-0.3	20	V
V <sub>OUTx</sub>	Output voltage for VOUT1, VOUT2, VOUT3, VOUT4	-0.3	4	V
$V_{DD}, V_{SCL}, \ V_{SDA}, V_{ADDx}$	Input voltage for VDD, SCL, SDA, ADD1, ADD2, ADD3	-0.3	4	V
V <sub>ONx</sub>	Input voltage for ON1, ON2, ON3, ON4	-0.3	6	V
I <sub>MAX</sub>	Maximum continuous switch current per channel		1	Α
T <sub>A</sub>	Operating free-air temperature <sup>(3)</sup>	-40	85	°C
TJ	Maximum junction temperature		125	°C
T <sub>LEAD</sub>	Maximum lead temperature (10-s soldering time)		300	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

## 8.3 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature		-65	150	°C
FCD(1)		Human-Body Model (HBM) (2)	-2000	2000	V
0.ig	Electrostatic discharge protection	Charged-Device Model (CDM) <sup>(3)</sup>	500	500	V

<sup>(1)</sup> Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.

<sup>(2)</sup> All voltage values are with respect to network ground pin.

<sup>(3)</sup> In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [TA(max)] is dependent on the maximum operating junction temperature [T<sub>J(max)</sub>], the maximum power dissipation of the device in the application [PD(max)], and the junction-to-ambient thermal resistance of the part/package in the application (<sub>θJA</sub>), as given by the following equation: T<sub>A(max)</sub> = T<sub>J(max)</sub> - (θ<sub>JA</sub> × P<sub>D(max)</sub>)

<sup>(2)</sup> Level listed above is the passing level per ANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

<sup>(3)</sup> Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



#### 8.4 Thermal Information

		TPS22994	
	THERMAL METRIC (1) (2)	RUK	UNIT
		20 PINS	
$\Theta_{JA}$	Junction-to-ambient thermal resistance	46	
Θ <sub>JC(top)</sub>	Junction-to-case(top) thermal resistance	50	
$\Theta_{JB}$	Junction-to-board thermal resistance	18	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.7	C/VV
$\Psi_{JB}$	Junction-to-board characterization parameter	18	
Θ <sub>JC(bottom)</sub>	Junction-to-case(bottom) thermal resistance	4.2	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### 8.5 Electrical Characteristics

The specification applies over the operating ambient temperature  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$  (Full) (unless otherwise noted). Typical values are for  $T_{A} = 25^{\circ}\text{C}$ .  $V_{BIAS} = 7.2 \text{ V}$  (unless otherwise noted).

	PARAMETER	TEST CONDITIONS		T <sub>A</sub>	MIN TYP	MAX	UNIT	
POWER SUP	PLIES CURRENTS AND LEAKA	GES						
			V <sub>BIAS</sub> = 2.7 V		18.3	27.6		
		I <sub>OUT1,2,3,4</sub> = 0 A,	V <sub>BIAS</sub> = 3.3 V		18.9	28.6		
			V <sub>BIAS</sub> = 4.5 V		19.4	29.9		
	Quiescent current for VBIAS	$V_{IN1,2,3,4} = \text{lower of } (V_{BIAS}-1 \text{ V}) \text{ or } 3.6$	V <sub>BIAS</sub> = 5.2 V		19.9	30.3		
	(all four channels)	V, V <sub>ON1,2,3,4</sub> = 3.6 V,	V <sub>BIAS</sub> = 7.2 V	Full	21.1	33.6	μA	
		$V_{DD} = 0 \text{ V}$	V <sub>BIAS</sub> = 10.8 V		21.2	34.8		
			V <sub>BIAS</sub> = 12.6 V		21.2	35.0		
			V <sub>BIAS</sub> = 17.2 V		21.2	35.7		
Q, VBIAS			V <sub>BIAS</sub> = 2.7 V		8.3	16.6		
			V <sub>BIAS</sub> = 3.3 V		8.8	17.6		
		I <sub>OUT1,2,3,4</sub> = 0 A,	V <sub>BIAS</sub> = 4.5 V		9.5	18.9		
	Quiescent current for VBIAS	$V_{IN1}$ = lower of ( $V_{BIAS}$ -1 V) or 3.6 V,	V <sub>BIAS</sub> = 5.2 V		9.9	19.6	μА	
	(single channel)	$V_{ON1} = 3.6 \text{ V},$ $V_{IN2,3,4} = V_{ON2,3,4} = 0 \text{ V},$ $V_{DD} = 0 \text{ V}$	V <sub>BIAS</sub> = 7.2 V	Full	11.3	22.5		
			V <sub>BIAS</sub> = 10.8 V		11.7	23.6		
			V <sub>BIAS</sub> = 12.6 V		11.7	23.8		
			V <sub>BIAS</sub> = 17.2 V		11.9	24.4		
		I <sub>OUT1,2,3,4</sub> = 0 A,	V <sub>DD</sub> = 1.8 V		0.6	1.1		
Q, VDD	Quiescent current for VDD	$V_{IN1,2,3,4} = V_{ON1,2,3,4} = 3.6 \text{ V},$ $f_{SCL} = 0 \text{ Hz}$	V <sub>DD</sub> = 3.6 V	Full	1.2	1.9	μΑ	
	Average dynamic current for	$I_{OUT1,2,3,4} = 0 A,$	V <sub>DD</sub> = 1.8 V		7.7			
DYN, VDD	VDD during I <sup>2</sup> C communication	$V_{IN1,2,3,4} = V_{ON1,2,3,4} = 3.6 \text{ V},$ $f_{SCL} = 1 \text{ MHz}$	V <sub>DD</sub> = 3.6 V	Full	19.0		μA	
			$V_{BIAS} = 3.3 \text{ V}$		65.0			
		$I_{OUT1,2,3,4} = 0 A,$	$V_{BIAS} = 5.2 \text{ V}$		66.9			
	Average dynamic current for VBIAS (all four channels)	$V_{IN1,2,3,4}$ = lower of ( $V_{BIAS}$ -1 V) or 3.6	$V_{BIAS} = 7.2 \text{ V}$	Full	68.4			
	during I <sup>2</sup> C communication	V <sub>ON1,2,3,4</sub> = 3.6 V,	V <sub>BIAS</sub> = 10.8 V	Full	68.5		μA	
		f <sub>SCL</sub> =1 MHz	V <sub>BIAS</sub> = 12.6 V		68.6			
			V <sub>BIAS</sub> = 17.2 V		69.1			
DYN, VBIAS			V <sub>BIAS</sub> = 3.3 V		48.0			
		$I_{OUT1,2,3,4} = 0 \text{ A},$	V <sub>BIAS</sub> = 5.2 V		58.2			
	Average dynamic current for	$V_{IN1,2,3,4}$ = lower of ( $V_{BIAS}$ -1 V) or 3.6 V,	V <sub>BIAS</sub> = 7.2 V	1	58.9		μΑ	
	VBIAS (single channel) during I <sup>2</sup> C communication	$V_{ON1,2,3,4} = 3.6 \text{ V},$	V <sub>BIAS</sub> = 10.8 V	Full	60.2			
		$V_{IN2,3,4} = V_{ON2,3,4} = 0 \text{ V},$ $f_{SCI} = 1 \text{ MHz}$	V <sub>BIAS</sub> = 12.6 V		60.2			
		ISCL - 1 WILLS	V <sub>BIAS</sub> = 17.2 V		60.7			

<sup>(2)</sup> For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.



## **Electrical Characteristics (continued)**

The specification applies over the operating ambient temperature  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$  (Full) (unless otherwise noted). Typical values are for  $T_{A} = 25^{\circ}\text{C}$ .  $V_{BIAS} = 7.2 \text{ V}$  (unless otherwise noted).

	PARAMETER	TEST CONDITIONS		T <sub>A</sub>	MIN TYP	MAX	UNIT
I <sub>SD, VBIAS</sub>	Shutdown current for VBIAS (all four channels)	V <sub>ON1,2,3,4</sub> = 0 V, V <sub>OUT1,2,3,4</sub> = 0 V, V <sub>DD</sub> = 3.6 V, V <sub>BIAS</sub> = 17.2V		Full	6.5	12.8	μA
I <sub>SD, VDD</sub>	Shutdown current for VDD	V <sub>ON1,2,3,4</sub> = 0 V, V <sub>OUT1,2,3,4</sub> = 0 V, V <sub>DD</sub> = 3.6 V		Full	1.2	1.9	μΑ
	Shutdown current for VINx		V <sub>INx</sub> = 3.6 V		0.005	1.0	
			V <sub>INx</sub> = 3.3 V		0.004	1.0	
SD, VINx		$V_{ONx} = 0 \text{ V}, V_{OUTx} = 0 \text{ V}, V_{DD} = 3.6 \text{ V}$	$V_{INx} = 1.8 V$	Full	0.003	0.5	μΑ
			V <sub>INx</sub> = 1.5 V		0.003	0.5	
			V <sub>INx</sub> = 1.0 V		0.003	0.5	
ONx	Leakage current for ONx	V <sub>ONx</sub> = 5 V		Full	0.003	0.1	μA
ADDx	Leakage current for ADDx	V <sub>ADDx</sub> = 3.6 V		Full	0.002	0.2	μA
SCL	Leakage current for SCL	V <sub>SCL</sub> = 3.6 V		Full	0.002	0.2	μA
SDA	Leakage current for SDA	V <sub>SDA</sub> = 3.6 V		Full	0.002	0.2	μA
RESISTANC	CE CHARACTERISTICS						
			.,	25°C	40.6	50.3	
			$V_{IN} = 3.3 \text{ V}$	Full		58.5	mΩ
				25°C	40.5	50.2	mΩ
			$V_{IN} = 2.5 \text{ V}$	Full		58.5	
		701/1		25°C	40.5	50.1	^
		$V_{BIAS} = 7.2 \text{ V}, I_{OUT} = -200 \text{ mA}$	V <sub>IN</sub> = 1.8 V	Full		58.5	mΩ
			V <sub>IN</sub> = 1.5 V	25°C	40.5	50.1	mΩ
				Full		58.5	
			., , , , , , ,	25°C	40.5	49.9	_
			V <sub>IN</sub> = 1.0 V	Full		58.5	mΩ
			.,	25°C	60.4	64.0	mΩ
			$V_{IN} = 3.3 \text{ V}$	Full		71.0	
		V 24		25°C	44.7	53.1	
			$V_{IN} = 2.5 \text{ V}$	Full		65.2	mΩ
Ron	On-state resistance		$V_{IN} = 3.3 \text{ V}$ $V_{IN} = 3.5 \text{ V}$ $V_{IN} = 2.5 \text{ V}$ $V_{IN} = 1.8 \text{ V}$	25°C	41.5	50.3	_
		$V_{BIAS} = 5.2 \text{ V}, I_{OUT} = -200 \text{ mA}$	V <sub>IN</sub> = 1.8 V	Full		60.9	mΩ
				25°C	40.8	50.3	_
			V <sub>IN</sub> = 1.5 V	Full		60.5	mΩ
			.,	25°C	40.6	50.1	_
			$V_{IN} = 1.0 \text{ V}$	Full		60.3	mΩ
				25°C	114.2	166.0	mΩ
			$V_{IN} = 2.3 \text{ V}$	Full		175.0	
				25°C	64.2	85.9	mΩ
			V <sub>IN</sub> = 1.8 V	Full		94.4	
		$V_{BIAS} = 3.3 \text{ V}, I_{OUT} = -200 \text{ mA}$		25°C	55.4	69.5	_
			$V_{IN} = 1.5 \text{ V}$	Full		81.0	mΩ
				25°C	48.0	57.9	_
			$V_{IN} = 1.0 \text{ V}$	Full		70.0	mΩ
		V <sub>IN</sub> = 3.3 V, V <sub>ON</sub> = 0 V, I <sub>OUT</sub> = 1 mA, 0	QOD[1:0] = 00	25°C	93		
		$V_{IN} = 3.3 \text{ V}, V_{ON} = 0 \text{ V}, I_{OUT} = 1 \text{ mA}, 0$		25°C	470		
R <sub>PD</sub>	Output pulldown resistance	$V_{IN} = 3.3 \text{ V}, V_{ON} = 0 \text{ V}, I_{OUT} = 1 \text{ mA}, 0$		25°C	940		Ω
		$V_{IN} = 3.3 \text{ V}, V_{ON} = 0 \text{ V}, I_{OUT} = 1 \text{ IIIA}, QOD[1:0] = 10$ $V_{IN} = 3.3 \text{ V}, V_{ON} = 0 \text{ V}, I_{OUT} = 1 \text{ mA}, QOD[1:0] = 11$			No		
		114 , ON , OUT - 1111 11	$V_{IN} = 1.0 \text{ V}$ $V_{IN} = 3.3 \text{ V}$ $V_{IN} = 2.5 \text{ V}$ $V_{IN} = 1.8 \text{ V}$ $V_{IN} = 1.5 \text{ V}$ $V_{IN} = 1.5 \text{ V}$ $V_{IN} = 1.0 \text{ V}$ $V_{IN} = 1.0 \text{ V}$ $V_{IN} = 1.0 \text{ V}$ $V_{IN} = 1.5 \text{ V}$ $V_{IN} = 1.0 \text{ V}$ $A, QOD[1:0] = 00$ $A, QOD[1:0] = 01$ $A, QOD[1:0] = 10$		QOD		



## **Electrical Characteristics (continued)**

The specification applies over the operating ambient temperature  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$  (Full) (unless otherwise noted). Typical values are for  $T_{A} = 25^{\circ}\text{C}$ .  $V_{BIAS} = 7.2 \text{ V}$  (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
THRESHOL	D CHARACTERISTICS		,				
V <sub>IH, ADDx</sub>	High-level input voltage for ADDx		Full	0.7 × V <sub>DD</sub>			V
V <sub>IL, ADDx</sub>	Low-level input voltage for ADDx		Full			0.3×V <sub>DD</sub>	V
V <sub>IH, ONx</sub>	High-level input voltage for ONx		Full	1.05		5	٧
V <sub>IL, ONx</sub>	Low-level input voltage for ONx		Full	0		0.4	٧
		V <sub>BIAS</sub> = 2.7 V			107		
	Hysteresis for ONx	V <sub>BIAS</sub> = 5.2 V			105		mV
V <sub>HYS, ONx</sub>		V <sub>BIAS</sub> = 7.2 V	0500		107		
		V <sub>BIAS</sub> = 10.8 V	25°C		108		
		V <sub>BIAS</sub> = 12.6 V	25°C				
		V <sub>BIAS</sub> = 17.2 V			108		
I <sup>2</sup> C CHARAC	CTERISTICS						
f <sub>SCL</sub> (1)	Clock frequency		Full			1	MHz
t <sub>SU, SDA</sub> (1)	Setup time for SDA	f <sub>SCL</sub> = 1 MHz (fast mode plus)	Full	50			ns
t <sub>HD, SDA</sub> (1)	Hold time for SDA		Full	0			ns
I <sub>OL, SDA</sub>	SDA output low current	V <sub>OL,SDA</sub> = 0.4 V	25°C		8		mA
V <sub>IH, SDA</sub>	High-level input voltage for SDA		Full	0.7 × V <sub>DD</sub>		$V_{DD}$	V
V <sub>IH, SCL</sub>	High-level input voltage for SCL		Full	0.7 × V <sub>DD</sub>		$V_{DD}$	٧
V <sub>IL, SDA</sub>	Low-level input voltage for SDA		Full	0		0.3×V <sub>DD</sub>	V
V <sub>IL, SCL</sub>	Low-level input voltage for SCL		Full	0		0.3×V <sub>DD</sub>	V

<sup>(1)</sup> Parameter verified by design.



# 8.6 Switching Characteristics, $V_{BIAS} = 7.2 \text{ V}$

Values below are typical values at  $T_A = 25$ °C.  $V_{BIAS} = 7.2$ V (unless otherwise noted).


	DADAMETED	TEST SOMBITIO			VIN V	OLTAGE		
	PARAMETER	TEST CONDITIO	JN .	3.3 V	1.8 V	1.5 V	1.0 V	UNIT
			Slew rate[4:2] = 000	10.2	10.0	9.9	9.9	
		V <sub>BIAS</sub> = 7.2 V,	Slew rate[4:2] = 001	220	159	147	124	
t <sub>ON</sub>	VOUTx turn-on time	$R_L = 10 \Omega$ , $C_L = 0.1 \mu F$ , QOD[1:0] = 10,	Slew rate[4:2] = 010	380	274	252	213	μs
		ON-delay[6:5] = 00	Slew rate[4:2] = 011	2] = 011 674 486 446		446	377	
			Slew rate[4:2] = 100	1334	967	888	749	
t <sub>OFF</sub>	VOUTx turn-off time	$V_{BIAS} = 7.2 \text{ V}, R_L=10 \Omega, C_L=0.1 \mu\text{F}, QOD[100]$	1:0] = 10, ON-delay[6:5] =	2.5	2.5	2.5	2.5	μs
			Slew rate[4:2] = 000	1.4	0.9	0.8	0.7	
			Slew rate[4:2] = 001	271	178	158	125	
t <sub>R</sub>	VOUTx rise time	$V_{BIAS} = 7.2 \text{ V}, R_L = 10 \Omega, C_L = 0.1 \mu\text{F},$ QOD[1:0] = 10, ON-delay[6:5] = 00	Slew rate[4:2] = 010	471	309	275	218	μs
			Slew rate[4:2] = 011	835	549	489	390	
			Slew rate[4:2] = 100	1674	1096	976	774	
t <sub>F</sub>	VOUTx fall time	$V_{BIAS} = 7.2 \text{ V}, R_{L} = 10 \Omega, C_{L} = 0.1 \mu\text{F}, QOD 00$	[1:0] = 10, ON-delay[6:5] =	2.3	2.3	2.3	2.3	μs
			ON delay[4:2] = 00	9.6	9.6	9.6	9.6	
	VOLIT ON LL «	$V_{BIAS} = 7.2 \text{ V}, R_{I} = 10 \Omega, C_{I} = 0.1 \mu\text{F},$	ON delay[4:2] = 01	87	87	87	87	μs
t <sub>D</sub>	VOUTx ON delay time	QOD[1:0] = 10, Slew rate[6:5] = 000	ON delay[4:2] = 10	295	295	295	295	
			ON delay[4:2] = 11	846	846	846	846	

# 8.7 Switching Characteristics, $V_{BIAS} = 3.3 \text{ V}$

Values below are typical values at  $T_A$  = 25°C.  $V_{BIAS}$  = 3.3 V (unless otherwise noted).

	DADAMETED	TEGT COMPLET	011		VIN VOLTA	AGE	
	PARAMETER	TEST CONDITI	ON	1.8V	1.5V	1.0V	UNIT
			Slew rate[4:2] = 000	8.4	8.3	8.1	
		$V_{BIAS} = 3.3 V$ ,	Slew rate[4:2] = 001	165	152	129	1
t <sub>ON</sub>	VOUTx turn-on time	$R_L=10 \Omega, C_L=0.1 \mu F,$ QOD[1:0] = 10,	Slew rate[4:2] = 010	283	260	221	μs
		ON-delay[6:5] = 00	Slew rate[4:2] = 011	502	460	389	1
			Slew rate[4:2] = 100	997	915	773	1
t <sub>OFF</sub>	VOUTx turn-off time	$V_{BIAS} = 3.3 \text{ V}, R_L=10 \Omega, C_L=0.1 \mu\text{F}, QOD[1:]$	0] = 10, ON-delay[6:5] = 00	2.5	2.6	2.8	μs
			Slew rate[4:2] = 000	2.8	2.4	1.8	
			Slew rate[4:2] = 001	184	163	128	1
$t_R$	VOUTx rise time	$V_{BIAS} = 3.3 \text{ V}, R_{L}=10 \Omega, C_{L}=0.1 \mu\text{F},$ QOD[1:0] = 10, ON-delay[6:5] = 00	Slew rate[4:2] = 010	318	283	224	μs
		QOD[1.0] = 10, Olv-delay[0.0] = 00	Slew rate[4:2] = 011	565	501	398	1
			Slew rate[4:2] = 100	1126	1002	791	1
t <sub>F</sub>	VOUTx fall time	$V_{BIAS} = 3.3 \text{ V}, R_{L}=10 \Omega, C_{L}=0.1 \mu\text{F}, QOD[1]$	:0] = 10, ON-delay[6:5] = 00	2.2	2.2	2.1	μs
			ON delay[4:2] = 00	7.3	7.3	7.3	
	VOLITA ON delevations	$V_{BIAS} = 3.3 \text{ V}, R_{L}=10 \Omega, C_{L}=0.1 \mu\text{F},$	ON delay[4:2] = 01	89	89	89	1
t <sub>D</sub>	VOUTx ON delay time	QOD[1:0] = 10, Slew rate[6:5] = 000	ON delay[4:2] = 10	296	296	296	μs
			ON delay[4:2] = 11	846	846	846	1





- A. Rise and fall times of the control signal is 100 ns.
- B. All switching measurements are done using GPIO control only.

Figure 1. Test Circuit





Figure 2. t<sub>ON</sub>/t<sub>OFF</sub> Waveforms

Submit Documentation Feedback

Product Folder Links: TPS22994



## 8.8 Typical Characteristics




Copyright © 2014, Texas Instruments Incorporated


Submit Documentation Feedback

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**








# TEXAS INSTRUMENTS


## **Typical Characteristics (continued)**



Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated







Copyright © 2014, Texas Instruments Incorporated

Submit Documentation Feedback












## 9 Detailed Description

#### 9.1 Overview

The TPS22994 is a GPIO controllable and  $I^2C$  programmable, quad-channel load switch. The device comes in a 20-pin QFN package and is designed to handle up to 3.6 V and 1 A per channel (per VINx/VOUTx). The VBIAS pin of the device is designed to interface directly with battery voltages or adapter input voltages as high as 17.2 V. To increase efficiency during standby power, the device implements each channel with an N-channel MOSFET without the use of a chargepump. This allows the quiescent current ( $I_{Q,VBIAS}$ ) to be much lower than traditional GPIO-based load switches, thus increasing efficiency during standby.

The TPS22994 can be programmed via standard I²C commands. This allows the user to select between 5 slew rates, 4 on-delays, and 4 quick output discharge (QOD) options. The combination of these options allows the user to program the power sequencing for downstream modules via software. Each individual channel can also be controlled (enabling and disabling channels only) via GPIO when I²C communication is not present. The TPS22994 contains a special function called SwitchALL<sup>TM</sup> that allows multiple devices (either the TPS22993 or TPS22994) to be enabled or disabled synchronously via a single I²C command, allowing the user to switch system power states synchronously.

## 9.2 Functional Block Diagram





#### 9.3 Feature Description

## 9.3.1 Operating Frequency

The TPS22994 is designed to be compatible with fast-mode plus and operate up to 1 MHz clock frequency for bus communication. The device is also compatible with standard-mode (100 kHz) and fast-mode (400 kHz). This device can reside on the same bus as high-speed mode (3.4MHz) devices, but the device is not designed to for  $I^2C$  commands for frequencies greater than 1 MHz. See table below for characteristics of the fast-mode plus, fast-mode, and standard-mode bus speeds.

Table 1. I<sup>2</sup>C Interface Timing Requirements<sup>(1)</sup>


	<u> </u>											
	PARAMETER	STANDARD MODE I <sup>2</sup> C BUS		FAST MC I <sup>2</sup> C BU		FAST MC PLUS (FI I <sup>2</sup> C BU	VI+)	UNIT				
		MIN	MAX	MIN	MAX	MIN	MAX					
f <sub>scl</sub>	I <sup>2</sup> C clock frequency	0	100	0	400	0	1000	kHz				
t <sub>sch</sub>	I <sup>2</sup> C clock high time	4		0.6		0.26		μs				
t <sub>scl</sub>	I <sup>2</sup> C clock low time	4.7		1.3		0.5		μs				
t <sub>sp</sub>	I <sup>2</sup> C spike time		50		50		50	ns				
t <sub>sds</sub>	I <sup>2</sup> C serial data setup time	250		100		50		ns				
t <sub>sdh</sub>	I <sup>2</sup> C serial data hold time	0		0		0		ns				
t <sub>icr</sub>	I2C input rise time		1000	20	300		120	ns				
t <sub>buf</sub>	I <sup>2</sup> C bus free time between Stop and Start	4.7		1.3		0.5		μs				
t <sub>sts</sub>	I <sup>2</sup> C Start or repeater Start condition setup time	4.7		0.6		0.26		μs				
t <sub>sth</sub>	I <sup>2</sup> C Start or repeater Start condition hold time	4		0.6		0.26		μs				
t <sub>sps</sub>	I <sup>2</sup> C Stop condition setup time	4		0.6		0.26		μs				
t <sub>vd(data)</sub>	Valid data time; SCL low to SDA output valid		3.45	0.3	0.9		0.45	μs				
t <sub>vd(ack)</sub>	Valid data time of ACK condition; ACK signal from SCL low to SDA (out) low		3.45	0.3	0.9		0.45	μs				

<sup>(1)</sup> over operating free-air temperature range (unless otherwise noted)




#### 9.3.2 SDA/SCL Pin Configuration

The SDA and SCL pins of the device operate use an open-drain configuration, and therefore, need pull up resistors to communicate on the  $I^2C$  bus. The graph below shows recommended values for max pull-up resistors ( $R_p$ ) and bus capacitances ( $C_b$ ) to ensure proper bus communications. The SDA and SCL pins should be pulled up to VDD through an appropriately sized  $R_p$  based on the graphs below.





- (2) Fast-mode
- (3) Fast-mode Plus



- (1) Fast-mode and Standard-mode
- (2) Fast-mode Plus

#### 9.3.3 Address (ADDx) Pin Configuration

The TPS22994 can be configured with an unique  $I^2C$  slave addresses by using the ADDx pins. There are 3 ADDx pins that can be tied high to VDD or low to GND (independent of each other) to get up to 7 different slave addresses. The ADDx pins should be tied to GND if the  $I^2C$  functionality of the device is not to be used. External pull-up resistors for the ADDx are optional as the ADDx inputs are high impedance. The following table shows the ADDx pin tie-offs with their associated slave addresses (assuming an eight bit word, where the LSB is the read/write bit and the device address bits are the 7 MSB bits):

Hex Address	ADD3	ADD2	ADD1
E0/E1	GND	GND	GND
E2/E3	GND	GND	VDD
E4/E5	GND	VDD	GND
E6/E7	GND	VDD	VDD
E8/E9	VDD	GND	GND
EA/EB	VDD	GND	VDD
EC/ED	VDD	VDD	GND
EE		d unique device ad	

#### 9.3.4 On-Delay Control

Using the  $I^2C$  interface, the configuration register for each channel can be set for different ON delays for power sequencing. The typical options for delay are as follows (see *Switching Characteristics*,  $V_{BIAS} = 7.2 \text{ V}$  table):

 $00 = 11 \mu s delay (default register value)$ 

 $01 = 105 \, \mu s \, delay$ 

 $10 = 330 \, \mu s \, delay$ 

 $11 = 950 \, \mu s \, delay$ 

It is not recommended to change the delay value for the duration of the delay that is programmed when the channel is enabled (except for ON-delay setting of '00' which requires a minimum of 100µs wait time before changing the setting). This could result in erratic behavior where the output could toggle unintentionally but would eventually recover by the end of the delay time programmed at the time of channel enable.

#### 9.3.5 Slew Rate Control

Using the I<sup>2</sup>C interface, the configuration register for each channel can be set for different slew rates for inrush current control and power sequencing. The typical options for slew rate are as follows (see Switching Characteristics table for VOUTx rise times):



 $000 = 1 \mu s/V$ 

 $000 = 1 \,\mu \text{s/V}$  $001 = 150 \,\mu \text{s/V}$ 

 $010 = 250 \mu s/V$ 

 $011 = 460 \mu s/V \text{ (default register value)}$ 

 $100 = 890 \mu s/V$ 

101 = invalid slew rate

110 = invalid slew rate

111 = reserved

#### 9.3.6 Quick Output Discharge (QOD) Control

Using the I<sup>2</sup>C interface, the configuration register for each channel can be set for different output discharge resistors. The typical options for QOD are as follows (see Electrical Characteristics table):

 $00 = 110 \Omega$ 

 $01 = 490 \Omega$ 

 $10 = 951 \Omega$  (default register value)

11 = No QOD (high impedance)

#### 9.3.7 Mode Registers

Using the  $I^2C$  interface, the mode registers can be programmed to the desired on/off status for each channel. The contents of these registers are copied over to the control registers when a SwitchALL<sup>TM</sup> command is issued, allowing all channels of the device to transition to their desired output states synchronously. See the  $I^2C$  Protocol section and the Application Scenario section for more information on how to use the mode registers in conjunction with the SwitchALL<sup>TM</sup> command.

#### 9.3.8 SwitchALL™ Command

I<sup>2</sup>C controlled channels can respond to a common slave address. This feature allows multiple load switches on the same I<sup>2</sup>C bus to respond simultaneously. The SwitchALL<sup>TM</sup> address is **EEh**. During a SwitchALL<sup>TM</sup> command, the lower four bits (bits 0 through 3) of the mode register is copied to the lower four bits (bits 0 through 3) of the control register. The mode register to be invoked is referenced in the body of the SwitchALL<sup>TM</sup> command. The structure of the SwitchALL<sup>TM</sup> command is as follows (as shown in Figure 43): <start><SwitchALL<sup>TM</sup> addr><mode addr><stop>. See the I<sup>2</sup>C Protocol section and the Application Scenario section for more information on how to use the SwitchALL<sup>TM</sup> command in conjunction with the mode registers.




Figure 43. Composition of SwitchALL™ Command

#### 9.3.9 V<sub>DD</sub> Supply For I<sup>2</sup>C Operation

The SDA and SCL pins of the device must be pulled up to the VDD voltage of the device for proper I<sup>2</sup>C bus communication. See *Recommended Operating Conditions* for VDD operating range.



#### 9.3.10 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between  $V_{IN}$  and GND. A 1- $\mu$ F ceramic capacitor,  $C_{IN}$ , placed close to the pins, is usually sufficient. Higher values of  $C_{IN}$  can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop. For the fastest slew rate setting of the device, a CIN to CL ratio of at least 100 to 1 is recommended to avoid excessive voltage drop.

#### 9.3.11 Output Capacitor (Optional)

Due to the integrated body diode of the NMOS switch, a  $C_{IN}$  greater than  $C_{L}$  is highly recommended. A  $C_{L}$  greater than  $C_{IN}$  can cause  $V_{OUT}$  to exceed  $V_{IN}$  when the system supply is removed. This could result in current flow through the body diode from  $V_{OUT}$  to  $V_{IN}$ . A  $C_{IN}$  to  $C_{L}$  ratio of at least 10 to 1 is recommended for minimizing  $V_{IN}$  dip caused by inrush currents during startup. For the fastest slew rate setting of the device, a CIN to CL ratio of at least 100 to 1 is recommended to minimize  $V_{IN}$  dip caused by inrush currents during startup.

#### 9.3.12 I<sup>2</sup>C Protocol

The following section will cover the standard I<sup>2</sup>C protocol used in the TPS22994. In the I<sup>2</sup>C protocol, the following basic blocks are present in every command (except for the SwitchALL<sup>TM</sup> command):

- Start/stop bit marks the beginning and end of each command.
- Slave address the unique address of the slave device.
- Sub address this includes the register address and the auto-increment bit.
- Data byte data being written to the register. Eight bits must always be transferred even if a single bit is being written or read.
- Auto-increment bit setting this bit to '1' turns on the auto-increment functionality; setting this bit to '0' turns
  off the auto-increment functionality.
- Write/read bit this bit signifies if the command being sent will result in reading from a register or writing to a
  register. Setting this bit to '0' signifies a write, and setting this bit to '1' signifies a read.
- Acknowledge bit this bit signifies if the master or slave has received the preceding data byte.

#### 9.3.12.1 Start and Stop Bit

In the I<sup>2</sup>C protocol, all commands contain a START bit and a STOP bit. A START bit, defined by high to low transition on the SDA line while SCL is high, marks the beginning of a command. A STOP bit, defined by low to high transition on the SDA line while SCL is high, marks the end of a command. The START and STOP bits are generated by the master device on the I<sup>2</sup>C bus. The START bit indicates to other devices that the bus is busy, and some time after the STOP bit the bus is assumed to be free.

#### 9.3.12.2 Auto-increment Bit

The auto-increment feature in the I<sup>2</sup>C protocol allows users to read from and write to consecutive registers in fewer clock cycles. Since the register addresses are consecutive, this eliminates the need to resend the register address. The I<sup>2</sup>C core of the device automatically increments the register address pointer by one when the auto-increment bit is set to '1'. When this bit is set to '0', the auto-increment functionality is disabled.

#### 9.3.12.3 Write Command

During the write command, the write/read bit is set to '0', signifying that the register in question will be written to. Figure 44 the composition of the write protocol to a *single* register:




Figure 44. Data Write to a Single Register



Number of clock cycles for single register write: 29

If multiple consecutive registers must be written to, a short-hand version of the write command can be used. Using the auto-increment functionality of I<sup>2</sup>C, the device will increment the register address after each byte. Figure 45 shows the composition of the write protocol to multiple *consecutive* registers:

# $\mathsf{sc}$ $\mathsf{IM}$




Figure 45. Data Write to Consecutive Registers

Number of clock cycles for consecutive register write: 20 + (Number of registers) x 9

The write command is always ended with a STOP bit after the desired registers have been written to. If multiple non-consecutive registers must be written to, then the format in Figure 44 must be followed.

#### 9.3.12.4 Read Command

During the read command, the write/read bit is set to '1', signifying that the register in question will be read from. However, a read protocol includes a "dummy" write sequence to ensure that the memory pointer in the device is pointing to the correct register that will be read. Failure to precede the read command with a write command may result in a read from a random register. Figure 46 shows the composition of the read protocol to a single register:




Figure 46. Data Read to a Single Register

Number of clock cycles for single register read: 39

If multiple registers must be read from, a short-hand version of the read command can be used. Using the auto-increment functionality of I<sup>2</sup>C, the device will increment the register address after each byte. Figure 47 shows the composition of the read protocol to multiple consecutive registers:




Figure 47. Data Read to Consecutive Registers

Number of clock cycles for consecutive register write: 30 + (Number of registers) x 9



The read command is always ended with a STOP bit after the desired registers have been read from. If multiple non-consecutive registers must be read from, then the format in Figure 46 must be followed.

## 9.3.12.5 SwitchALL<sup>TM</sup> Command

The SwitchALL<sup>TM</sup> command allows multiple devices in the same I<sup>2</sup>C bus to respond synchronously to the same command from the master. Every TPS22994 device has a shared address which allows for multiple devices to respond or execute a pre-determined action with a single command. Figure 48 shows the composition of the SwitchALL<sup>TM</sup> command:

# 




Figure 48. SwitchALL<sup>TM</sup> Command Structure

Number of clock cycles for a SwitchALL<sup>TM</sup> command: 20

#### 9.4 Device Functional Modes

#### 9.4.1 I<sup>2</sup>C Control

When power is applied to VBIAS, the device comes up in its default mode of GPIO operation where the channel outputs can be controlled solely via the ON pins. At any time, if SDA and SCL are present and valid, the device can be configured to be controlled via I<sup>2</sup>C (if in GPIO control) or GPIO (if in I<sup>2</sup>C control).

The control register (address **05h**) can be configured for GPIO or I<sup>2</sup>C enable on a per channel basis.

#### 9.4.2 GPIO Control

There are four ON pins to enable/disable the four channels. Each ON pin controls the state of the switch by default upon power up. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2 V or higher voltage GPIO.



## 9.5 Register Map

## Configuration registers (default register values shown below)

Channel 1 configuration register (Address: 01h)

BIT	В7	В6	B5	B4	В3	B2	B1	В0	
DESCRIPTION	Х	ON-D	ON-DELAY		SLEW RATE			QUICK OUTPUT DISCHARGE	
DEFAULT	Χ	0	0	0	1	1	1	0	

Channel 2 configuration register (Address: 02h)

BIT	B7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	x	ON-D	ELAY		SLEW RATE		QUICK OUTPUT DISCHARGE	
DEFAULT	X	0	0	0	1	1	1	0

Channel 3 configuration register (Address: 03h)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	Х	ON-D	ELAY		SLEW RATE	QUICK OUTPUT DISCHARGE		
DEFAULT	X	0	0	0	1	1	1	0

Channel 4 configuration register (Address: 04h)

BIT	В7	В6	B5	B4	В3	B2	B1	В0	
DESCRIPTION	х	ON-D	ON-DELAY		SLEW RATE			QUICK OUTPUT DISCHARGE	
DEFAULT	X	0	0	0	1	1	1	0	

## Control register (default register values shown below)

Control register (Address: 05h)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	GPIO/I <sup>2</sup> C ch	ENABLE CH	ENABLE CH	ENABLE CH	ENABLE CH			
DEFAULT	0	0	0	0	0	0	0	0

## Mode registers (default register values shown below)

Mode1 (Address: 06h)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	X	X	X	X	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	X	X	X	0	0	0	0

Mode2 (Address: 07h)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	Х	Х	Х	Х	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	Χ	X	X	X	0	0	0	0

Mode3 (Address: 08h)

BIT	В7	B6	B5	B4	В3	B2	B1	В0
DESCRIPTION	Х	Х	Х	Х	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	Χ	Χ	Х	Х	0	0	0	0



Mode4 (Address: 09h)

BIT	B7	B6	B5	B4	В3	B2	B1	В0
DESCRIPTION	X	Х	X	X	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	X	X	X	0	0	0	0

Mode5 (Address: 0Ah)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	х	Х	Х	х	ENABLE CH 4	ENABLE CH	ENABLE CH 2	ENABLE CH
DEFAULT	X	X	X	X	0	0	0	0

Mode6 (Address: 0Bh)

BIT	B7	B6	B5	B4	В3	B2	B1	В0
DESCRIPTION	х	Х	х	Х	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	X	X	Х	0	0	0	0

Mode7 (Address: 0Ch)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	х	Х	Х	Х	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	X	X	X	0	0	0	0

Mode8 (Address: 0Dh)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	х	Х	х	х	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	X	X	X	0	0	0	0

Mode9 (Address: 0Eh)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	Х	х	Х	х	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	X	X	X	0	0	0	0

Mode10 (Address: 0Fh)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	X	X	X	X	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	Х	X	X	0	0	0	0

Mode11 (Address: 10h)

BIT	B7	B6	B5	B4	В3	B2	B1	В0
DESCRIPTION	х	Х	Х	Х	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	X	X	X	0	0	0	0

Mode12 (Address: 11h)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	x	x	x	X	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	X	X	X	0	0	0	0



## 10 Applications and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 10.1 Application Information

This section will cover applications of  $I^2C$  in the TPS22994. Registers discussed here are specific to the TPS22994.

## 10.1.1 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between  $V_{IN}$  and GND. A 1- $\mu$ F ceramic capacitor,  $C_{IN}$ , placed close to the pins, is usually sufficient. Higher values of  $C_{IN}$  can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop. For the fastest slew rate setting of the device, a CIN to CL ratio of at least 100 to 1 is recommended to avoid excessive voltage drop.

#### 10.1.2 Output Capacitor (Optional)

Due to the integrated body diode of the NMOS switch, a  $C_{IN}$  greater than  $C_L$  is highly recommended. A  $C_L$  greater than  $C_{IN}$  can cause  $V_{OUT}$  to exceed  $V_{IN}$  when the system supply is removed. This could result in current flow through the body diode from  $V_{OUT}$  to  $V_{IN}$ . A  $C_{IN}$  to  $C_L$  ratio of at least 10 to 1 is recommended for minimizing  $V_{IN}$  dip caused by inrush currents during startup. For the fastest slew rate setting of the device, a CIN to  $C_L$  ratio of at least 100 to 1 is recommended to minimize  $V_{IN}$  dip caused by inrush currents during startup.

## 10.1.3 Switch from GPIO Control to I<sup>2</sup>C Control (and vice versa)

The TPS22994 can be switched from GPIO control to I<sup>2</sup>C (and vice versa) mode by writing to the control register of the device. Each device has a single control register and is located at register address 05h. The register's composition is as follows:

Control register (Address: 05h)

BIT	В7	В6	B5	B4	В3	B2	B1	B0
DESCRIPTION	<b>DESCRIPTION</b> GPIO/I <sup>2</sup> C CH GF		CH GPIO/I <sup>2</sup> C CH GPIO/I <sup>2</sup> C CH		ENABLE CH	ENABLE CH	ENABLE CH	ENABLE CH
	4	3	2	1	4	3	2	1
DEFAULT	0	0	0	0	0	0	0	0

Figure 49. Control Register Composition

The higher four bits of the control register dictates if the device is in GPIO control (bit set to '0') or I<sup>2</sup>C control (bit set to '1'). The transition from GPIO control to I<sup>2</sup>C control can be made with a single write command to the control register. See Figure 44 for the composition of a single write command. It is recommended that the channel of interest is transitioned from GPIO control to I<sup>2</sup>C control with the first write command and followed by a second write command to enable the channel via I<sup>2</sup>C control. This will ensure a smooth transition from GPIO control to I<sup>2</sup>C control.

## 10.1.4 Configuration of Configuration Registers

The TPS22994 contains four configuration registers (one for each channel) and are located at register addresses **01h** through **04h**. The register's composition is as follows (single channel shown for clarity):



Channel 1 configuration register (Address: 01h)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	Х	ON-D	ELAY	SLEW RATE			QUICK OUTPUT DISCHARGE	
DEFAULT	X	0	0	0 1 0		1	0	

Figure 50. Configuration Register Composition

#### 10.1.4.1 Single Register Configuration

A single configuration register can be written to using the write command sequence shown in Figure 44.

Multiple register writes to non-consecutive registers is treated as multiple single register writes and follows the same write command as that of a single register write as shown in Figure 44.

#### 10.1.4.2 Multi-register Configuration (Consecutive Registers)

Multiple consecutive configuration registers can be written to using the write command sequence shown in Figure 45.

#### 10.1.5 Configuration of Mode Registers

The TPS22994 contains twelve mode registers located at register addresses **06h** through **11h**. These mode registers allow the user to turn-on or turn-off multiple channels in a single TPS22994 or multiple channels spanning multiple TPS22994 devices with a single SwitchALL<sup>TM</sup> command.

For example, an application may have multiple power states (e.g. sleep, active, idle, etc.) as shown in Figure 51.




Figure 51. Application Example of Power States

In each of the different power states, different combinations of channels may be on or off. Each power state may be associated with a single mode register (Mode1, Mode2, etc.) across multiple TPS22994 as shown in Table 2. For example, with 7 quad-channel devices, up to 28 rails can be enabled/disabled with a single SwitchALL<sup>TM</sup> command.

Table 2. Application Example of State of Each Channel in Multiple TPS22994 in Different Power States

Mode	Power	Load Switch #1				Load Switch #2				Load Switch #N			
Register	State	Ch. 1	Ch. 2	Ch. 3	Ch. 4	Ch. 1	Ch. 2	Ch. 3	Ch. 4	Ch. 1	Ch. 2	Ch. 3	Ch. 4
Mode1	Sleep	Off	Off	Off	Off	Off	Off	Off	Off	Off	Off	Off	Off
Mode2	Active	On	On	On	On	On	Off	On	Off	On	Off	On	Off
Mode3	Idle	On	Off	On	Off	On	On	On	On	On	On	On	On



The contents of the lower four bits of the mode register is copied into the lower four bits of the control register during an SwitchALL<sup>TM</sup> command. The address of the mode register to be copied is specified in the SwitchALL<sup>TM</sup> command (see Figure 48 for the structure of the SwitchALL<sup>TM</sup> command). By executing a SwitchALL<sup>TM</sup> command, the application will apply the different on/off combinations for the various power states with a single command rather than having to turn on/off each channel individually by re-configuring the control register. This reduces the latency and allows the application to control multiple channels synchronously. The example above shows the application using three mode registers, but the TPS22994 contains twelve mode registers, allowing for up to twelve power states.

The mode register's composition is as follows (single mode register shown for clarity):

Mode1 (Address: 06h)

BIT	B7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	X	X	X	X	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	Х	X	X	Х	0	0	0	0

Figure 52. Mode Register Composition

The lower four bits of the mode registers are copied into the lower four bits of the control register during an all-call command.

#### 10.1.6 Turn-on/Turn-off of Channels

By default upon power up VBIAS, all the channels of the TPS22994 are controlled via the ONx pins. Using the I<sup>2</sup>C interface, each channel be controlled via I<sup>2</sup>C control as well. The channels of the TPS22994 can also be switched on or off by writing to the control register of the device. Each device has a single control register and is located at register address **05h**. The register's composition is as follows:

Control Register (Address: 05h)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	GPIO/I <sup>2</sup> C CH	ENABLE CH	ENABLE CH	ENABLE CH	ENABLE CH			
DEGOKII TION	4	3	2	1	4	3	2	1
DEFAULT	0	0	0	0	0	0	0	0

Figure 53. Control Register Composition

The lower four bits of the control register dictate if the channels of the device are off (bit set to '0') or on (bit set to '1') during  $I^2C$  control. The transition from off to on can be made with a single write command to the control register. See Figure 44 for the composition of a single write command.



#### 10.2 Typical Application

#### 10.2.1 Tying Multiple Channels in Parallel

Two or more channels of the device can be tied in parallel for applications that require lower  $R_{ON}$  and/or more continous current. Tying two channels in parallel will result in half of the  $R_{ON}$  and two times the  $I_{MAX}$  capability. Tying three channels in parallel will result in one-third of the  $R_{ON}$  and three times the  $I_{MAX}$  capability. Tying four channels in parallel will result in one-fourth of the  $R_{ON}$  and four times the  $I_{MAX}$  capability. For the channels that are tied in parallel, it is recommended that the ONx pins be tied together for synchronous control of the channels when in GPIO control. In  $I^2C$  control, all four channels can be enabled or disabled synchronously by writing to the control register of the device. Figure 54 shows an application example of tying all four channels in parallel.




Figure 54. Parallel Channels

#### 10.2.1.1 Design Requirements

Refer to Design Requirements.

#### 10.2.1.2 Detailed Design Procedure

Refer to Detailed Design Procedure.

The only difference between single channel and multiple channels in parallel is the resulting  $R_{ON}$  and voltage drop from VINx to VOUTx. Thus, the design procedure is identical to *Detailed Design Procedure*. The VINx to VOUTx voltage drop in the device is determined by the  $R_{ON}$  of the device and the load current. The  $R_{ON}$  of the device depends upon the VIN conditions of the device. Refer to the  $R_{ON}$  specification of the device in the *Electrical Characteristics* table of this datasheet. Once the  $R_{ON}$  of the device is determined based upon the VINx conditions, use the following equation to calculate the VINx to VOUTx voltage drop:

$$\Delta V = I_{LOAD} \times (R_{ON}/K) \tag{1}$$

Where:

 $\Delta V$  = voltage drop from VINx to VOUTx

 $I_{LOAD}$  = load current

 $R_{ON}$  = On-resistance of the device for a specific  $V_{IN}$ 

K = number of channels in parallel (2, 3, or 4)

An appropriate I<sub>I OAD</sub> must be chosen such that the I<sub>MAX</sub> specification per channel of the device is not violated.

## 10.2.1.3 Application Curves

Refer to Application Curves.



#### **Typical Application (continued)**

#### 10.2.2 Cold Boot Programming of All Registers

Since the TPS22994 has a digital core with volatile memory, upon power cycle of the VBIAS pin, the registers will revert back to their default values (see register map for default values). Therefore, the application must reprogram the configuration registers, control register, and mode registers if non-default values are desired. The TPS22994 contains 17 programmable registers (4 configuration registers, 1 control register, 12 mode registers) in total.

During cold boot when the microcontroller and the  $I^2C$  bus is not yet up and running, the channels of the TPS22994 can still be enabled via GPIO control. One method to achieve this is to tie the ONx pin to the respective VINx pin for the channels that need to turn on by default during cold boot. With this method, when VINx is applied to the TPS22994, the channel will be enabled as well. Once the  $I^2C$  bus is active, the channel can be switched over to  $I^2C$  control to be disabled. See Figure 55 for an example of how the ONx pins can be tied to VINx for default enable during cold boot.




Figure 55. Cold Boot Programming

#### 10.2.2.1 Design Requirements

Refer to *Design Requirements*.

#### 10.2.2.2 Detailed Design Procedure

Refer to Design Requirements.

#### 10.2.2.3 Application Curves

Refer to Application Curves.



## **Typical Application (continued)**

#### 10.2.3 Power Sequencing Without I<sup>2</sup>C

It is also possible to power sequence the channels of the device during a cold boot when there is no I<sup>2</sup>C bus present for control. One method to accomplish this it to tie the VOUT of one channel to the ON pin of the next channel in the sequence. For example, if the desired power up sequence is VOUT3, VOUT1, VOUT2, and VOUT4 (in that order), then the device can be configured for GPIO control as shown in Figure 56. The device will power up with default slew rate, ON-delay, and QOD values as specified in the register map.




Figure 56. Power Sequencing Without I<sup>2</sup>C Schematic

#### 10.2.3.1 Design Requirements

#### 10.2.3.1.1 Reading From the Registers

Reading any register from the TPS22994 follows the same standard I<sup>2</sup>C read protocol as outlined in the I<sup>2</sup>C Protocol section of this datasheet.

For this design example, use the following as the input parameters:

DESIGN PARAMETER	EXAMPLE VALUE
V <sub>INx</sub>	3.3 V
Load Current	1 A

#### 10.2.3.2 Detailed Design Procedure

To begin the design process, the designer needs to know the following:

- V<sub>INx</sub> voltage
- Load Current



#### 10.2.3.2.1 VIN to VOUT Voltage Drop

The VINx to VOUTx voltage drop in the device is determined by the  $R_{ON}$  of the device and the load current. The  $R_{ON}$  of the device depends upon the VIN conditions of the device. Refer to the  $R_{ON}$  specification of the device in the *Electrical Characteristics* table of this datasheet. Once the  $R_{ON}$  of the device is determined based upon the VINx conditions, use Equation 2 to calculate the VINx to VOUTx voltage drop:

$$\Delta V = I_{LOAD} \times R_{ON} \tag{2}$$

#### Where:

 $\Delta V$  = voltage drop from VINx to VOUTx

 $I_{LOAD}$  = load current

 $R_{ON}$  = On-resistance of the device for a specific  $V_{IN}$ 

An appropriate I<sub>LOAD</sub> must be chosen such that the I<sub>MAX</sub> specification of the device is not violated.

#### 10.2.3.2.2 Inrush Current

To determine how much inrush current will be caused by the C<sub>1</sub> capacitor, use Equation 3:

$$I_{INRUSH} = C_L \times \frac{dV_{OUT}}{dt}$$
(3)

Where:

 $I_{INRUSH}$  = amount of inrush caused by  $C_L$ 


C<sub>L</sub> = capacitance on VOUTx

dt = rise time in VOUT during the ramp up of VOUTx when the device is enabled

dV<sub>OUT</sub> = change in VOUT during the ramp up of VOUTx when the device is enabled

An appropriate  $C_L$  value should be placed on VOUTx such that the  $I_{MAX}$  specifications of the device are not violated.

#### 10.2.3.3 Application Curves







Figure 58. Power Up With Different tD Settings







## 11 Layout

#### 11.1 Board Layout

- VINx and VOUTx traces should be as short and wide as possible to accommodate for high current.
- Use vias under the exposed thermal pad for thermal relief for high current operation.
- The VINx terminals should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 1-µF ceramic with X5R or X7R dielectric. This capacitor should be placed as close to the device terminals as possible.
- The VOUTx terminals should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is one-tenth of the VIN bypass capacitor of X5R or X7R dielectric rating. This capacitor should be placed as close to the device terminals as possible.
- The VBIAS terminal should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 0.1-µF ceramic with X5R or X7R dielectric.
- The VDD terminal should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 0.1-µF ceramic with X5R or X7R dielectric.
- ADDx pins should be tied high to VDD through a pull-up resistor or tied low to GND through a pull-down resistor.

The maximum IC junction temperature should be restricted to  $125^{\circ}$ C under normal operating conditions. To calculate the maximum allowable power dissipation,  $P_{D(max)}$  for a given output current and ambient temperature, use the following equation:

$$\mathsf{P}_{\mathsf{D}(\mathsf{max})} = \frac{\mathsf{T}_{\mathsf{J}(\mathsf{max})} - \mathsf{T}_{\mathsf{A}}}{\Theta_{\mathsf{JA}}} \tag{4}$$

Where:


 $P_{D(max)}$  = maximum allowable power dissipation

 $T_{J(max)}$  = maximum allowable junction temperature (125°C for the TPS22994)

 $T_A$  = ambient temperature of the device

 $\Theta_{JA}$  = junction to air thermal impedance. See Thermal Information section. This parameter is highly dependent upon board layout.

The figure below shows an example of a layout.





## 12 Device and Documentation Support

#### 12.1 Trademarks

SwitchALL is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

## 12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22994RUKR	ACTIVE	WQFN	RUK	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	22994	Samples
TPS22994RUKT	ACTIVE	WQFN	RUK	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	22994	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Apr-2023

## TAPE AND REEL INFORMATION





	· · · · · · · · · · · · · · · · · · ·
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22994RUKR	WQFN	RUK	20	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS22994RUKT	WQFN	RUK	20	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 20-Apr-2023




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22994RUKR	WQFN	RUK	20	3000	346.0	346.0	33.0
TPS22994RUKT	WQFN	RUK	20	250	210.0	185.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated