


CDC392

1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS

SCAS335 – DECEMBER 1992 – REVISED MARCH 1994

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- TTL-Compatible Inputs and CMOS-Compatible Outputs
- Distributes One Clock Input to Six Clock Outputs
- Polarity Control Selects True or Complementary Outputs
- Distributed V_{CC} and GND Pins Reduce Switching Noise
- High-Drive Outputs ($-32\text{-mA } I_{OH}$, $32\text{-mA } I_{OL}$)
- State-of-the-Art EPIC-II B™ BICMOS Design Significantly Reduces Power Dissipation
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages

D OR DB PACKAGE
(TOP VIEW)



description


The CDC392 contains a clock-driver circuit that distributes one input signal to six outputs with minimum skew for clock distribution. Through the use of the polarity-control (\bar{T}/C) inputs, various combinations of true and complementary outputs can be obtained. The output-enable (\overline{OE}) input is provided to disable the outputs to a high-impedance state.

The CDC392 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS			OUTPUT
\overline{OE}	\bar{T}/C	A	Y
H	X	X	Z
L	L	L	L
L	L	H	H
L	H	L	H
L	H	H	L

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC-II B is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

CDC392
1-LINE TO 6-LINE CLOCK DRIVER
WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS
 SCAS335 – DECEMBER 1992 – REVISED MARCH 1994

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O	-0.5 V to $V_{CC} + 0.5$ V
Current into any output in the low state, I_O	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-18 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 2)	1000 mW
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. For operation above 25°C free-air temperature, derate to 478 mW at 85°C at the rate of 8.7 mW/°C.

recommended operating conditions (see Note 3)

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.75	5	5.25	V
V_{IH} High-level input voltage	2			V
V_{IL} Low-level input voltage			0.8	V
V_I Input voltage	0	V_{CC}		V
I_{OH} High-level output current			-32	mA
I_{OL} Low-level output current			32	mA
$\Delta t/\Delta v$ Input transition rise or fall rate			5	ns/V
f_{clock} Input clock frequency			90	MHz
T_A Operating free-air temperature	-40		85	°C

NOTE 3: Unused inputs must be held high or low.



CDC392
1-LINE TO 6-LINE CLOCK DRIVER
WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS

SCAS335 – DECEMBER 1992 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V _{IK}	V _{CC} = 4.75 V,	I _I = -18 mA			-1.2	V
V _{OH}	V _{CC} = 4.75 V,	I _{OH} = -32 mA	3.85			V
V _{OL}	V _{CC} = 4.75 V,	I _{OL} = 32 mA			0.55	V
I _I	V _{CC} = 5.25 V,	V _I = V _{CC} or GND			±1	μA
I _{OZ}	V _{CC} = 5.25 V,	V _O = V _{CC} or GND			±50	μA
I _{CC}	V _{CC} = 5.25 V, V _I = V _{CC} or GND	I _O = 0,	Outputs high		10	mA
			Outputs low		40	
			Outputs disabled		10	
C _i	V _I = 2.5 V or 0.5 V			3		pF
C _o	V _O = V _{CC} or GND			7		pF

† All typical values are at V_{CC} = 5 V, T_A = 25°C


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
t _{PLH}	A	Any Y	2		6.5	ns
t _{PHL}			1.5		5	
t _{PLH}	T̄/C	Any Y	1.5		5	ns
t _{PHL}			1.5		5	
t _{PZH}	OE	Any Y	1.5		6	ns
t _{PZL}			3		8	
t _{PHZ}	OE	Any Y	1.5		5	ns
t _{PLZ}			1.5		5	
t _{sk(o)}	A	Any Y (same phase)			0.6	ns
		Any Y (any phase)			2.2	
t _r				1.4		ns
t _f				0.83		ns




CDC392
1-LINE TO 6-LINE CLOCK DRIVER
WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS
 SCAS335 – DECEMBER 1992 – REVISED MARCH 1994

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS

TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2 x VCC
tPHZ/tPZH	Open



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES




VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Output skew, $t_{sk(o)}$, from A to any Y (same phase), can be measured only between outputs for which the respective polarity-control inputs (\bar{T}/C) are at the same logic level. It is calculated as the greater of:
- The difference between the fastest and slowest of t_{PLH} from A \uparrow to any Y (e.g., t_{PLHn} , n = 1 to 4; or t_{PLHn} , n = 5 to 6)
 - The difference between the fastest and slowest of t_{PHL} from A \downarrow to any Y (e.g., t_{PHLn} , n = 1 to 4; or t_{PHLn} , n = 5 to 6)
 - The difference between the fastest and slowest of t_{PLH} from A \downarrow to any Y (e.g., t_{PLHn} , n = 7 to 8)
 - The difference between the fastest and slowest of t_{PHL} from A \uparrow to any Y (e.g., t_{PHLn} , n = 7 to 8)
- B. Output skew, $t_{sk(o)}$, from A to any Y (any phase), can be measured between outputs for which the respective polarity-control inputs (\bar{T}/C) are at the same or different logic levels. It is calculated as the greater of:
- The difference between the fastest and slowest of t_{PLH} from A \uparrow to any Y or t_{PHL} from A \uparrow to any Y (e.g., t_{PLHn} , n = 1 to 4; or t_{PLHn} , n = 5 to 6, and t_{PHLn} , n = 7 to 8)
 - The difference between the fastest and slowest of t_{PHL} from A \downarrow to any Y or t_{PLH} from A \downarrow to any Y (e.g., t_{PHLn} , n = 1 to 4; or t_{PHLn} , n = 5 to 6, and t_{PLHn} , n = 7 to 8)

Figure 2. Waveforms for Calculation of $t_{sk(o)}$