

- Processed to MIL-STD-883, Class B
- Organization . . . 1 048 576 × 4
- Single 5-V Power Supply (±10% Tolerance)
- Performance Ranges:


	ACCESS TIME ( <sup>t</sup> RAC) (MAX)	ACCESS TIME ( <sup>t</sup> CAC) (MAX)	ACCESS TIME ( <sup>t</sup> AA) (MAX)	READ OR WRITE CYCLE (MIN)
SMJ44400-80	80 ns	20 ns	40 ns	150 ns
SMJ44400-10	100 ns	25 ns	45 ns	180 ns
SMJ44400-12	120 ns	30 ns	55 ns	210 ns

- Enhanced Page-Mode Operation for Faster Memory Access


- Higher Data Bandwidth Than Conventional Page-Mode Parts
- Random Single-Bit Access Within a Row With a Column Address

- ~~CAS~~-Before-~~RAS~~ (CBR) Refresh
- Long Refresh Period  
1024-Cycle Refresh in 16 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- All Inputs/Outputs and Clocks are TTL Compatible
- Packaging Options:
  - 20-Pin, 300-Mil Ceramic Side-Brazed DIP (JDB suffix)
  - 20-Pin Ceramic Flatpack (HR Suffix)
  - 20-Pad, 350 × 675 Ceramic Chip Carrier (HL suffix)
  - 20-Pin Ceramic ZIP (SV suffix)
  - Additional Package Options Planned
- Military Temperature Range  
-55 to 125°C


**JDB OR HR PACKAGES  
(TOP VIEW)**



**HL PACKAGE  
(TOP VIEW)**



**SV PACKAGE  
(TOP VIEW)**



**PIN NOMENCLATURE**

A0-A9	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ4	Data In/Data Out
OE	Output Enable
RAS	Row-Address Strobe
W	Write Enable
VCC	5-V Supply
VSS	Ground

## description

The SMJ44400 is a series of 4 194 304-bit dynamic random-access memories (DRAMs), organized as 1 048 576 words of four bits each. This series employs state-of-the-art technology for high performance, reliability, and low-power operation.

The SMJ44400 features maximum row access times of 80 ns, 100 ns, and 120 ns. Maximum power dissipation is as low as 360 mW operating and 22 mW standby.

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

SMJ44400

1 048 576 BY 4-BIT

DYNAMIC RANDOM-ACCESS MEMORY

SGMS041D - JANUARY 1991 - REVISED JUNE 1995

## description (continued)

The SMJ44400 is offered in a 300-mil, 20-pin ceramic side-brazed dual-in-line package (JDB suffix), a 20-pin ceramic flatpack (HR suffix), a 20-pad 350 × 675 ceramic chip carrier (HL suffix), and a 20-pin ceramic zig-zag in-line package (SV suffix). All packages are characterized for operation from -55°C to 125°C.

## operation

### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum  $\overline{RAS}$  low time and the  $\overline{CAS}$  page cycle time used. With minimum  $\overline{CAS}$  page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening  $\overline{RAS}$  cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the SMJ44400 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{CAS}$  goes low. This performance improvement is referred to as enhanced page mode. Valid column address can be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{CAC}$  maximum (access time from  $\overline{CAS}$  low), if  $t_{AA}$  maximum (access time from column address) has been satisfied. In the event that column addresses for the next cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{CAC}$  or  $t_{CPA}$  (access time from rising edge of  $\overline{CAS}$ ).

### address (A0-A9)

Twenty address bits are required to decode 1 of 1 048 576 storage cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by  $\overline{RAS}$ . The ten column-address bits are set up on pins A0 through A9 and latched onto the chip by  $\overline{CAS}$ . All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select, activating the output buffer as well as latching the address bits into the column-address buffer.

### write enable ( $\overline{W}$ )

The read or write mode is selected through  $\overline{W}$ . A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out remains in the high-impedance state for the entire cycle permitting a write operation independent of the state of  $\overline{OE}$ . This permits early-write operation to be completed with  $\overline{OE}$  grounded.

### data in/out (DQ1-DQ4)

The high-impedance output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  and  $\overline{OE}$  are brought low. In a read cycle the output becomes valid after all access times are satisfied. The output remains valid while  $\overline{CAS}$  and  $\overline{OE}$  are low.  $\overline{CAS}$  or  $\overline{OE}$  going high returns it to the high-impedance state.



### output enable ( $\overline{OE}$ )

$\overline{OE}$  controls the impedance of the output buffers. When  $\overline{OE}$  is high, the buffers remain in the high-impedance state. Bringing  $\overline{OE}$  low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{CAS}$  to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they remain in the low-impedance state until either  $\overline{OE}$  or  $\overline{CAS}$  is brought high.

### refresh

A refresh operation must be performed at least once every 16 ms to retain data. This can be achieved by strobing each of the 1024 rows (A0–A9). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding  $\overline{CAS}$  at the high (inactive) level, conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh. Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{CAS}$  at  $V_{IL}$  after a read operation and cycling  $\overline{RAS}$  after a specified precharge period, similar to a  $\overline{RAS}$ -only refresh cycle. The external address is ignored during the hidden refresh cycles.

### $\overline{CAS}$ -before- $\overline{RAS}$ (CBR) and hidden refresh

CBR refresh is utilized by bringing  $\overline{CAS}$  low earlier than  $\overline{RAS}$  (see parameter  $t_{CSR}$ ) and holding it low after  $\overline{RAS}$  falls (see parameter  $t_{CSR}$ ). For successive CBR refresh cycles,  $\overline{CAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored and the refresh address is generated internally. During CBR refresh cycles the outputs remain in the high-impedance state.

Hidden refresh can be performed while maintaining valid data at the output pins. This is accomplished by holding  $\overline{CAS}$  at  $V_{IL}$  after a read operation.  $\overline{RAS}$  is cycled after the specified read cycle parameters are met. Hidden refresh can also be used in conjunction with an early-write cycle.  $\overline{CAS}$  is maintained at  $V_{IL}$  while  $\overline{RAS}$  is cycled, once all the specified early-write parameters are met. Externally generated addresses must be used to specify the location to be accessed during the initial  $\overline{RAS}$  cycle of a hidden refresh operation. Subsequent  $\overline{RAS}$  cycles (refresh cycles) use the internally-generated addresses and the external address is ignored.

### power up


To achieve proper device operation, an initial pause of 200  $\mu$ s followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles need to include at least one refresh ( $\overline{RAS}$ -only or CBR) cycle.

### test mode

An industry standard Design For Test (DFT) mode is incorporated in the SMJ44400. A CBR with  $\overline{W}$  low (WCBR) cycle is used to enter test mode. In the test mode, data is written into and read from eight sections of the array in parallel. All data is written into the array through DQ1. Data is compared upon reading and if all bits are equal, all DQ pins go high. If any one bit is different, all the DQ pins go low. Any combination read, write, read-write, or page-mode can be used in the test mode. The test mode function reduces test times by enabling the 1M  $\times$  4-bit DRAM to be tested as if it were a 512K DRAM where column address 0 is not used. A  $\overline{RAS}$ -only or CBR refresh cycle is used to exit the DFT mode.


**SMJ44400**  
**1 048 576 BY 4-BIT**  
**DYNAMIC RANDOM-ACCESS MEMORY**  
 SGMS041D - JANUARY 1991 - REVISED JUNE 1995

**logic symbol**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pinouts illustrated are for the HL package.

**functional block diagram**



**absolute maximum ratings over operating temperature range (unless otherwise noted)†**

Voltage range on any pin (see Note 1)	.....	- 1 V to 7 V
Voltage range on V <sub>CC</sub>	.....	- 1 V to 7 V
Short-circuit output current	.....	50 mA
Power dissipation	.....	1 W
Operating temperature range, T <sub>A</sub>	.....	- 55°C to 125°C
Storage temperature range, T <sub>stg</sub>	.....	- 65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V<sub>SS</sub>.

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
V <sub>CC</sub> Supply voltage	4.5	5	5.5	V
V <sub>IH</sub> High-level input voltage	2.4		6.5	V
V <sub>IL</sub> Low-level input voltage (see Note 2)	- 1		0.8	V
T <sub>A</sub> Minimum operating temperature	- 55			°C
T <sub>C</sub> Maximum operating case temperature			125	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	'44400-80		'44400-10		'44400-12		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub> High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		V
V <sub>OL</sub> Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
I <sub>I</sub> Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All other pins = 0 V to V <sub>CC</sub>		± 10		± 10		± 10	µA
I <sub>O</sub> Output current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>CC</sub> , CAS high		± 10		± 10		± 10	µA
I <sub>CC1</sub> Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		85		80		70	mA
I <sub>CC2</sub> Standby current	After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = 2.4 V		4		4		4	mA
I <sub>CC3</sub> Average refresh current (RAS only, or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		85		75		65	mA
I <sub>CC4</sub> Average page current (see Note 4)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = minimum, RAS low, CAS cycling		50		40		35	mA

NOTES: 3. Measured with a maximum of one address change while RAS = V<sub>IL</sub>  
4. Measured with a maximum of one address change while CAS = V<sub>IH</sub>

**SMJ44400****1 048 576 BY 4-BIT****DYNAMIC RANDOM-ACCESS MEMORY**

SGMS041D - JANUARY 1991 - REVISED JUNE 1995

capacitance over recommended ranges of supply voltage and operating free-air temperature,  $f = 1$  MHz (see Note 5)

PARAMETER		MIN	MAX	UNIT
$C_{i(A)}$	Input capacitance, address inputs		7	pF
$C_{i(RC)}$	Input capacitance, strobe inputs		10	pF
$C_{i(W)}$	Input capacitance, write-enable input		10	pF
$C_O$	Output capacitance		10	pF

NOTE 5:  $V_{CC} = 5 V \pm 0.5 V$  and the bias on pins under test is 0 V. Capacitance is sampled only at initial design and after any major change.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	'44400-80		'44400-10		'44400-12		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{AA}$	Access time from column address		40	45	55	ns	
$t_{CAC}$	Access time from $\overline{CAS}$ low		20	25	30	ns	
$t_{CPA}$	Access time from column precharge		45	50	55	ns	
$t_{RAC}$	Access time from $\overline{RAS}$ low		80	100	120	ns	
$t_{OEA}$	Access time from $\overline{OE}$ low		20	25	30	ns	
$t_{OFF}$	Output disable time after $\overline{CAS}$ high (see Note 6)		20	25	30	ns	
$t_{OEZ}$	Output disable time after $\overline{OE}$ high (see Note 6)		20	25	30	ns	

NOTE 6:  $t_{OFF}$  and  $t_{OEZ}$  are specified when the output is no longer driven. The outputs are disabled by bringing either  $\overline{OE}$  or  $\overline{CAS}$  high.



**timing requirements over recommended ranges of supply voltage and operating free-air temperature**

	'44400-80		'44400-10		'44400-12		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub> Cycle time, random read or write (see Note 7)	150		180		210		ns
t <sub>RWC</sub> Cycle time, read-write	205		245		285		ns
t <sub>PC</sub> Cycle time, page-mode read or write (see Note 8)	50		60		65		ns
t <sub>PRWC</sub> Cycle time, page-mode read-write	100		120		135		ns
t <sub>RASP</sub> Pulse duration, page mode, $\overline{RAS}$ low (see Note 9)	80	100 000	100	100 000	120	100 000	ns
t <sub>RAS</sub> Pulse duration, nonpage mode, $\overline{RAS}$ low (see Note 9)	80	10 000	100	10 000	120	10 000	ns
t <sub>CAS</sub> Pulse duration, $\overline{CAS}$ low (see Note 10)	20	10 000	25	10 000	30	10 000	ns
t <sub>CP</sub> Pulse duration, $\overline{CAS}$ high	10		10		15		ns
t <sub>RP</sub> Pulse duration, $\overline{RAS}$ high (precharge)	60		70		80		ns
t <sub>WP</sub> Pulse duration, write	15		20		25		ns
t <sub>ASC</sub> Setup time, column address before $\overline{CAS}$ low	0		0		0		ns
t <sub>ASR</sub> Setup time, row address before $\overline{RAS}$ low	0		0		0		ns
t <sub>DS</sub> Setup time, data (see Note 11)	0		0		0		ns
t <sub>RCS</sub> Setup time, read before $\overline{CAS}$ low	0		0		0		ns
t <sub>CWL</sub> Setup time, $\overline{W}$ low before $\overline{CAS}$ high	20		25		30		ns
t <sub>RWL</sub> Setup time, $\overline{W}$ low before $\overline{RAS}$ high	20		25		30		ns
t <sub>WCS</sub> Setup time, $\overline{W}$ low before $\overline{CAS}$ low (early-write operation only)	0		0		0		ns
t <sub>WSR</sub> Setup time, $\overline{W}$ high (CBR refresh only)	10		10		10		ns
t <sub>CAH</sub> Hold time, column address after $\overline{CAS}$ low	15		20		20		ns
t <sub>DHR</sub> Hold time, data after $\overline{RAS}$ low	60		75		90		ns
t <sub>DH</sub> Hold time, data (see Note 11)	15		20		25		ns
t <sub>AR</sub> Hold time, column address after $\overline{RAS}$ low (see Note 10)	60		75		90		ns
t <sub>RAH</sub> Hold time, row address after $\overline{RAS}$ low	10		15		15		ns
t <sub>RCH</sub> Hold time, read after $\overline{CAS}$ high (see Note 12)	0		0		0		ns
t <sub>RRH</sub> Hold time, read after $\overline{RAS}$ high (see Note 12)	0		0		0		ns
t <sub>WCH</sub> Hold time, write after $\overline{CAS}$ low (early-write operation only)	15		20		25		ns
t <sub>WCR</sub> Hold time, write after $\overline{RAS}$ low (see Note 10)	60		75		90		ns
t <sub>WHR</sub> Hold time, $\overline{W}$ high (CBR refresh only)	10		10		10		ns
t <sub>OEH</sub> Hold time, $\overline{OE}$ command	20		25		30		ns
t <sub>ROH</sub> Hold time, $\overline{RAS}$ referenced to $\overline{OE}$	20		25		30		ns
t <sub>AWD</sub> Delay time, column address to $\overline{W}$ low (read-write operation only)	70		80		90		ns
t <sub>CHR</sub> Delay time, $\overline{RAS}$ low to $\overline{CAS}$ high (CBR refresh only)	20		20		25		ns
t <sub>CRP</sub> Delay time, $\overline{CAS}$ high to $\overline{RAS}$ low	0		0		0		ns
t <sub>CSH</sub> Delay time, $\overline{RAS}$ low to $\overline{CAS}$ high	80		100		120		ns
t <sub>CSR</sub> Delay time, $\overline{CAS}$ low to $\overline{RAS}$ low (CBR refresh only)	10		10		10		ns
t <sub>CWD</sub> Delay time, $\overline{CAS}$ low to $\overline{W}$ low (read-write operation only)	50		60		70		ns

- NOTES: 7. All cycle times assume  $t_T = 5$  ns.  
8. To assure  $t_{PC}$  min,  $t_{ASC}$  should be  $\geq t_{CP}$ .  
9. In a read-write cycle,  $t_{RWD}$  and  $t_{RWL}$  must be observed.  
10. In a read-write cycle,  $t_{CWD}$  and  $t_{CWL}$  must be observed.  
11. Referenced to the later of  $\overline{CAS}$  or  $\overline{W}$  in write operations  
12. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.


timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'44400-80		'44400-10		'44400-12		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_{RAD}$	Delay time, $\overline{RAS}$ low to column address (see Note 13)	15	40	20	50	20	65	ns
$t_{RAL}$	Delay time, column address to $\overline{RAS}$ high	40		50		55		ns
$t_{CAL}$	Delay time, column address to $\overline{CAS}$ high	40		50		55		ns
$t_{RCD}$	Delay time, $\overline{RAS}$ low to $\overline{CAS}$ low (see Note 13)	20	60	25	75	25	90	ns
$t_{RPC}$	Delay time, $\overline{RAS}$ high to $\overline{CAS}$ low	0		0		0		ns
$t_{RSH}$	Delay time, $\overline{CAS}$ low to $\overline{RAS}$ high	20		25		30		ns
$t_{RWD}$	Delay time, $\overline{RAS}$ low to $\overline{W}$ low (read-write operation only)	110		135		160		ns
$t_{CLZ}$	$\overline{CAS}$ to output in low Z (see Note 14)	0		0		0		ns
$t_{OED}$	$\overline{OE}$ to data delay	20		25		30		ns
$t_{REF}$	Refresh time interval		16		16		16	ms
$t_T$	Transition time (see Note 15)							

NOTES: 13. Maximum value specified only to assure access time.

14. Valid data is presented at the outputs after all access times are satisfied but can go from the high-impedance state to an invalid-data state prior to the specified access times as the outputs are driven when  $\overline{CAS}$  and  $\overline{OE}$  are low.
15. Transition times (rise and fall) for  $\overline{RAS}$  and  $\overline{CAS}$  are to be a minimum of 3 ns and a maximum of 50 ns.


### PARAMETER MEASUREMENT INFORMATION



NOTE A:  $C_L$  includes probe and fixture capacitance.

Figure 1. Load Circuits for Timing Parameters

PARAMETER MEASUREMENT INFORMATION



NOTE A: Valid data is presented at the outputs after all access times are satisfied but can go from the high-impedance state to an invalid-data state prior to the specified access times as the outputs are driven when  $\overline{\text{CAS}}$  and  $\overline{\text{OE}}$  are low.

Figure 2. Read-Cycle Timing

PARAMETER MEASUREMENT INFORMATION




Figure 3. Early-Write-Cycle Timing

PARAMETER MEASUREMENT INFORMATION





Figure 4. Write-Cycle Timing


PARAMETER MEASUREMENT INFORMATION



NOTE A: Valid data is presented at the outputs after all access times are satisfied but can go from the high-impedance state to an invalid-data state prior to the specified access times as the outputs are driven when CAS and OE are low.

Figure 5. Read-Write Cycle Timing


**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A. Valid data is presented at the outputs after all access times are satisfied but can go from the high-impedance state to an invalid-data state prior to the specified access times as the outputs are driven when CAS and OE are low.  
 B. Access time is  $t_{CPA}$  or  $t_{AA}$  dependent.

**Figure 6. Enhanced-Page-Mode Read-Cycle Timing**


PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Referenced to  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$ , whichever occurs last.  
 B. A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A. Valid data is presented at the outputs after all access times are satisfied but can go from the high-impedance state to an invalid-data state prior to the specified access times as the outputs are driven when CAS and OE are low.  
 B. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

**Figure 8. Enhanced-Page-Mode Read-Write-Cycle Timing**

PARAMETER MEASUREMENT INFORMATION






Figure 9. RAS-Only Refresh Timing

**PARAMETER MEASUREMENT INFORMATION**



**Figure 10. Automatic-CBR-Refresh-Cycle Timing**

PARAMETER MEASUREMENT INFORMATION



NOTE A: Valid data is presented at the outputs after all access times are satisfied but can go from the high-impedance state to an invalid-data state prior to the specified access times as the outputs are driven when CAS and OE are low.

Figure 11. Hidden-Refresh-Cycle (Read) Timing

PARAMETER MEASUREMENT INFORMATION




Figure 12. Hidden-Refresh-Cycle (Write) Timing