

512Kx8 MONOLITHIC NOR FLASH (SMD 5962-96692*)

FEATURES


- Access Times of 60, 70, 90, 120, 150ns
- Packaging
 - 32 pin, Hermetic Ceramic, 0.600" DIP (Package 300)
 - 32 lead, Hermetic Ceramic, 0.400" SOJ (Package 101)
 - 32 pin, Rectangular Ceramic Leadless Chip Carrier (Package 601)
 - 32 lead Flatpack (Package 220)
- 100,000 Erase/Program Cycles Minimum
- Sector Erase Architecture
 - 8 equal size sectors of 64K bytes each
 - Any combination of sectors can be concurrently erased. Also supports full chip erase
- Organized as 512Kx8
- Commercial, Industrial and Military Temperature Ranges
- 5 Volt Programming.
- Low Power CMOS
- Embedded Erase and Program Algorithms
- TTL Compatible Inputs and CMOS Outputs
- Page Program Operation and Internal Program Control Time.

Note: For programming information and waveforms refer to Flash Programming 4M5 Application Note AN0037.


This product is subject to change without notice.

* For reference only – see table on page 9

PIN CONFIGURATION FOR WMF512K8-XXX5



PIN CONFIGURATION FOR WMF512K8-XCLX5



PIN DESCRIPTION

A0-18	Address Inputs
I/O0-7	Data Input/Output
CS#	Chip Select
OE#	Output Enable
WE#	Write Enable
Vcc	+5.0V Power
Vss	Ground

ABSOLUTE MAXIMUM RATINGS (1)

Parameter		Unit
Operating Temperature (Mil.)	-55 to +125	°C
Supply Voltage (V_{CC}) (1)	-2.0 to +7.0	V
Signal Voltage Range (any pin except A9) (2)	-2.0 to +7.0	V
Storage Temperature Range	-65 to +150	°C
Lead Temperature (soldering, 10 seconds)	+300	°C
Data Retention Mil Temp	20	years
Endurance - erase/program cycle	100,000 min	cycles
A9 Voltage for sector protect (V_{ID}) (3)	-2.0 to +12.5	V

NOTES:

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may overshoot V_{SS} to -2.0 V for periods of up to 20ns. Maximum DC voltage on output and I/O pins is $V_{CC} + 0.5V$. During voltage transitions, outputs may overshoot to $V_{CC} + 2.0 V$ for periods of up to 20ns.
- Minimum DC input voltage on A9 pin is -0.5V. During voltage transitions, A9 may overshoot V_{SS} to -2V for periods of up to 20ns. Maximum DC input voltage on A9 is +12.5V which may overshoot to 13.5 V for periods up to 20ns.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V_{CC}	4.5	5.5	V
Operating Temp. (Mil.)	T_A	-55	+125	°C
Operating Temp. (Ind.)	T_A	-40	+85	°C
Operating Temp. (Com.)	T_A	0	+70	°C

CAPACITANCE
 $T_A = +25^\circ\text{C}$

Parameter	Symbol	Conditions	Max	Unit
Address Input capacitance	CAD	$V_{I/O} = 0 V, f = 1.0 \text{ MHz}$	15	pF
Output Enable capacitance	COE	$V_{IN} = 0 V, f = 1.0 \text{ MHz}$	15	pF
Write Enable capacitance	CWE	$V_{IN} = 0 V, f = 1.0 \text{ MHz}$	15	pF
Chip Select capacitance	CCS	$V_{IN} = 0 V, f = 1.0 \text{ MHz}$	15	pF
Data I/O capacitance	CI/O	$V_{I/O} = 0 V, f = 1.0 \text{ MHz}$	15	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS – CMOS COMPATIBLE

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	I_{LI}	$V_{CC} = V_{CC \text{ MAX}}, V_{IN} = \text{GND to } V_{CC}$		10	μA
Output Leakage Current	I_{LO}	$V_{CC} = V_{CC \text{ MAX}}, V_{OUT} = \text{GND to } V_{CC}$		10	μA
V_{CC} Active Current for Read (1, 2)	I_{CC1}	$CS\# = V_{IL}, OE\# = V_{IH}, f = 5\text{MHz}$		35	mA
V_{CC} Active Current for Program or Erase (2, 3)	I_{CC2}	$CS\# = V_{IL}, OE\# = V_{IH}$		50	mA
V_{CC} Standby Current (2)	I_{SB}	$CS\# = V_{CC} \pm 0.5V, f = 5\text{MHz}$		1.6	mA
Input High Voltage	V_{IH}		2.0	$V_{CC} + 0.3$	V
Input Low Voltage	V_{IL}		-0.5	+0.8	V
A9 Voltage for Sector Protect	V_{ID}		11.5	12.5	V
Output Low Voltage	V_{OL}	$I_{OL} = 8.0 \text{ mA}, V_{CC} = V_{CC \text{ MIN}}$		0.45	V
Output High Voltage	V_{OH1}	$I_{OH} = -2.5 \text{ mA}, V_{CC} = V_{CC \text{ MIN}}$	$0.85 \times V_{CC}$		V
Low V_{CC} Lock-Out Voltage	V_{LKO}		3.2	4.2	V

NOTES:


- The I_{CC} current listed includes both the DC operating current and the frequency dependent component (at 5 MHz). The frequency component typically is less than 2mA/MHz, with OE# at V_{IH} .
- Maximum current specifications are tested with $V_{CC} = V_{CC \text{ MAX}}$
- I_{CC} active while Embedded Algorithm (program or erase) is in progress.

AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, CS# CONTROLLED

Parameter	Symbol		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{AVAV}	t_{WC}	60		70		90		120		150		ns
Write Enable Setup Time	t_{WLEL}	t_{WS}	0		0		0		0		0		ns
Chip Select Pulse Width	t_{ELEH}	t_{CP}	40		45		45		50		50		ns
Address Setup Time	t_{AVEL}	t_{AS}	0		0		0		0		0		ns
Data Setup Time	t_{DVEH}	t_{DS}	40		45		45		50		50		ns
Data Hold Time	t_{EHDX}	t_{DH}	0		0		0		0		0		ns
Address Hold Time	t_{ELAX}	t_{AH}	45		45		45		50		50		ns
Chip Select Pulse Width High	t_{EHEL}	t_{CPH}	20		20		20		20		20		ns
Duration of Byte Programming Operation (1)	t_{WHWH1}			300		300		300		300		300	μ s
Sector Erase Time (2)	t_{WHWH2}			15		15		15		15		15	sec
Read Recovery Time	t_{GHEL}		0		0		0		0		0		ns
Chip Programming Time				11		11		11		11		11	sec
Chip Erase Time (3)				64		64		64		64		64	sec

NOTES:

1. Typical value for t_{WHWH1} is 7 μ s.
2. Typical value for t_{WHWH2} is 1sec.
3. Typical value for Chip Erase time is 8sec.

AC TEST CIRCUIT

AC Test Conditions

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

- V_z is programmable from -2V to +7V.
 I_{OL} & I_{OH} programmable from 0 to 16mA.
 Tester Impedance $Z_0 = 75 \Omega$.
 V_z is typically the midpoint of V_{OH} and V_{OL} .
 I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.
 ATE tester includes jig capacitance.

AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, WE# CONTROLLED

Parameter	Symbol		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{AVAV}	t _{WC}	60		70		90		120		150		ns
Chip Select Setup Time	t _{ELWL}	t _{CS}	0		0		0		0		0		ns
Write Enable Pulse Width	t _{WLWH}	t _{WP}	40		45		45		50		50		ns
Address Setup Time	t _{AVWH}	t _{AS}	0		0		0		0		0		ns
Data Setup Time	t _{DVWH}	t _{DS}	40		45		45		50		50		ns
Data Hold Time	t _{WHDX}	t _{DH}	0		0		0		0		0		ns
Address Hold Time	t _{WHAX}	t _{AH}	45		45		45		50		50		ns
Write Enable Pulse Width High	t _{WHWL}	t _{WPH}	20		20		20		20		20		ns
Duration of Byte Programming Operation (1)	t _{WHWH1}			300		300		300		300		300	μs
Sector Erase Time (2)	t _{WHWH2}			15		15		15		15		15	sec
Read Recovery Time before Write	t _{GHWL}		0		0		0		0		0		ms
VCC Set-up Time		t _{VCS}	50		50		50		50		50		μs
Chip Programming Time				11		11		11		11		11	sec
Output Enable Setup Time		t _{OES}	0		0		0		0		0		ns
Output Enable Hold Time (4)		t _{OEH}	10		10		10		10		10		ns
Chip Erase Time (3)				64		64		64		64		64	sec

NOTES:



1. Typical value for t_{WHWH1} is 7μs.
2. Typical value for t_{WHWH2} is 1sec.
3. Typical value for Chip Erase time is 8sec.
4. For Toggle and Data# Polling.


AC CHARACTERISTICS – READ ONLY OPERATIONS

Parameter	Symbol		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{AVAV}	t _{RC}	60		70		90		120		150		ns
Address Access Time	t _{AVQV}	t _{ACC}		60		70		90		120		150	ns
Chip Select Access Time	t _{ELQV}	t _{CE}		60		70		90		120		150	ns
Output Enable to Output Valid	t _{GLQV}	t _{OE}		30		35		35		50		55	ns
Chip Select to Output High Z (1)	t _{EHQZ}	t _{DF}		20		20		20		30		35	ns
Output Enable High to Output High Z (1)	t _{GHQZ}	t _{DF}		20		20		20		30		35	ns
Output Hold from Address, CS# or OE# Change, whichever is first	t _{AXQX}	t _{OH}	0		0		0		0		0		ns

NOTE:


1. Guaranteed by design, but not tested

PACKAGE 101 – 32 LEAD, CERAMIC SOJ

PACKAGE 220 – 32 LEAD, CERAMIC FLATPACK


PACKAGE 300 – 32 PIN, CERAMIC DIP, SINGLE CAVITY SIDE BRAZED




PACKAGE 601: 32 PIN, RECTANGULAR CERAMIC LEADLESS CHIP CARRIER



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



ORDERING INFORMATION

W M F 512K 8 - XXX X X 5 X

MICROSEMI CORPORATION _____

MONOLITHIC _____

NOR FLASH _____

ORGANIZATION, 512K x 8 _____

ACCESS TIME (ns) _____

PACKAGE TYPE: _____

C = 32 Pin Ceramic DIP (Package 300)

CL = 32 Pin Rectangular Ceramic Leadless Chip Carrier (Package 601)

DE = 32 Lead Ceramic SOJ (Package 101)

FE = 32 Lead Flatpack (Package 220)

DEVICE GRADE: _____

Q = Military Grade*-55°C to +125°C

M = Military Screened-55°C to +125°C

I = Industrial-40°C to +85°C

C = Commercial0°C to +70°C

V_{PP} PROGRAMMING VOLTAGE _____

5 = 5V

LEAD FINISH: _____

Blank = Gold plated leads

A = Solder dip leads

* This product is processed the same as the 5962-XXXXXHX product but all test and mechanical requirements are per the Microsemi data sheet.

DEVICE TYPE	SECTOR SIZE	SPEED	PACKAGE	SMD NO.
512K x 8 Flash Monolithic	64KByte	150ns	32 pin DIP (C)	5962-96692 01HXX
512K x 8 Flash Monolithic	64KByte	120ns	32 pin DIP (C)	5962-96692 02HXX
512K x 8 Flash Monolithic	64KByte	90ns	32 pin DIP (C)	5962-96692 03HXX
512K x 8 Flash Monolithic	64KByte	70ns	32 pin DIP (C)	5962-96692 04HXX
512K x 8 Flash Monolithic	64KByte	150ns	32 lead SOJ (DE)	5962-96692 01HXX
512K x 8 Flash Monolithic	64KByte	120ns	32 lead SOJ (DE)	5962-96692 02HXX
512K x 8 Flash Monolithic	64KByte	90ns	32 lead SOJ (DE)	5962-96692 03HXX
512K x 8 Flash Monolithic	64KByte	70ns	32 lead SOJ (DE)	5962-96692 04HXX
512K x 8 Flash Monolithic	64KByte	150ns	32 lead Flatpack (FE)	5962-96692 01HUX
512K x 8 Flash Monolithic	64KByte	120ns	32 lead Flatpack (FE)	5962-96692 02HUX
512K x 8 Flash Monolithic	64KByte	90ns	32 lead Flatpack (FE)	5962-96692 03HUX
512K x 8 Flash Monolithic	64KByte	70ns	32 lead Flatpack (FE)	5962-96692 04HUX
512K x 8 Flash Monolithic	64KByte	150ns	32 lead Flatpack (FF)	5962-96692 01HTX
512K x 8 Flash Monolithic	64KByte	120ns	32 lead Flatpack (FF)	5962-96692 02HTX
512K x 8 Flash Monolithic	64KByte	90ns	32 lead Flatpack (FF)	5962-96692 03HTX
512K x 8 Flash Monolithic	64KByte	70ns	32 lead Flatpack (FF)	5962-96692 04HTX

NOTE: This table is for reference only. For 5962-96692 ordering information and specifications refer to latest SMD document.

Document Title

512Kx8 MONOLITHIC NOR FLASH, SMD 5962-96692

Revision History

Rev #	History	Release Date	Status
Rev 1	Initial Release	September 1996	Preliminary
	Changes (Pg. 1)	May 1997	Final
	1.1 Change status to Final		
	Changes (Pg. 1)	February 1998	Final
	1.1 Correct typo of Ceramic		
Rev 1	Changes (Pg. 10)	April 1998	Final
	1.1 Remove pedestal from Flatpack package drawing		
	Changes (Pg. 1)	February 1999	Final
	1.1 Change name from 'FP' to Flatpack		
Rev 2	Changes (Pg. 1, 2, 3, 4, 13)	May 1999	Final
	2.1 Change number of max program/erases to 1,000,000		
	2.2 Change temperature of max program/erases to 25C		
	2.3 Absolute Maximum Ratings Table:		
	2.3.1 Change Data Retention to 20years		
	2.3.2 Change Endurance to 100,000 cycles minimum		
	2.4 Write/Erase/Program Operations Tables:		
	2.4.1 Change t_{WHWH1} to 300 μ s		
	2.4.2 Add Note (1) Typical $t_{WHWH1} = 7\mu$ s		
	2.4.3 Change t_{WHWH2} to 15sec		
	2.4.4 Add Note (2) Typical $t_{WHWH2} = 1$ sec		
	2.4.5 Change Chip Programming Time to 11 sec		
	2.4.6 Change Chip Erase Time to 64 sec		
	2.4.7 Add Note (3) Chip Erase Time = 8 sec		
2.5 Ordering Information			
2.5.1 Change Company Name to White EDC			
2.6 Change Title Style to new WEDC look			
Rev 3	Changes (Pg. 1, 2, 10, 12, 13)	May 1999	Final
	3.1 Change package 206 to package 220		
	3.2 Remove temperature range notice for Endurance		
Rev 4	Changes (Pg. 1, 3, 4)	January 2003	Final
	4.1 Add 60ns speed grade option		
Rev 5	Changes (Pg. 1, 11, 13)	April 2005	Final
	5.1 Add 'T' case outline for 'FF' package		
Rev 6	Changes (Pg. 1, 13)	November 2005	Final
	6.1 Change revision history Rev 2.4.1 to 300 μ s		
Rev 7	Changes (Pg. 1-13)	June 2011	Final
	7.1 Change document layout from White Electronic Designs to Microsemi		
Rev 8	Changes (Pg. 1, 13)	August 2011	Final
	8.1 Add "NOR" to headline		

Document Title

512Kx8 MONOLITHIC NOR FLASH (SMD 5962-96692)

Revision History

Rev #	History	Release Date	Status
Rev 9	Changes (Pg. 1, 2, 3, 4, 13) 9.1 Change 1,000,000 Erase/Program Cycles Minimum to 100,000; delete 5V ± 10% Supply; 9.2 Change A9 Voltage for sector protect from '-2.0 to + 14.0' to '-2.0 to + 12.5' in Absolute Maximum Ratings chart; change Input High Voltage Max from $V_{CC} + 0.5$ to $V_{CC} + 0.3$, add commercial operating temp line and move V_{IH} , V_{IL} and V_{ID} to the DC Characteristics chart; DC Characteristics – CMOS Compatible chart changes include Symbols I_{LOx32} to I_{LO} and I_{CC4} to I_{SB} , Conditions $V_{CC} = 5.5$ to $V_{CC} = V_{CC\ MAX}$, $V_{IN} = GND$ to $V_{out} = GND$, $V_{CC} = 5.5$, $CS\# = V_{IH}$ to $CS\# = V_{CC} \pm 0.5V$ and $V_{CC} = 4.5$ to $V_{CC} = V_{CC\ MIN}$, Max from 50 to 35 and 60 to 50 9.3 Change t_{ELAX} -60 from 40 to 45 9.4 Change t_{WHAX} -60 from 40 to 45 and t_{OE} 35 to 30 9.5 Delete all Waveforms diagrams 9.6 Add NOR to Flash and add Q = MIL-STD-883 Compliant to Device Grade options.	May 2012	Final
Rev 10	Change (Pg. 8) 10.1 Changed Device Grade "Q" description from "MIL-STD-883 Compliant" to "MIL-PRF-38534 Class H Compliant."		
Rev 11	Change (Pg. 8) 11.1 Changed Device Grade "Q" description from "MIL-PRF-38534 Class H Compliant." to "Military Grade."		