

Boomer[®] Audio Power Amplifier Series

High Voltage Class H Ceramic Speaker Driver with Automatic Level Control

General Description

The LM48560 is a high voltage, high efficiency, Class H driver for ceramic speakers and piezo actuators. The LM48560's Class H architecture offers significant power savings compared to traditional Class AB amplifiers. The device provides $30V_{P,P}$ output drive while consuming just 4mA of quiescent current from a 3.6V supply.

The LM48560 features National's unique automatic level control (ALC) that provides output limiter functionality. The LM48560 features two fully differential inputs with separate gain settings, and a selectable control interface. In software control mode, the gain control and device modes are configured through the I²C interface. In hardware control mode, the gain and input mux are configured through a pair of logic inputs.

The LM48560 has a low power shutdown mode that reduces quiescent current consumption to 0.1μ A. The LM48560 is a available in an ultra-small 16-bump micro SMD package (1.97mm x 1.97mm).

Key Specifications

• Output Voltage at $V_{DD} = 3.6V$ $R_L = 1.5\mu$ F+10 Ω , THD+N $\leq 1\%$	30V _{P-P} (typ)
 Quiescent Power Supply Current at 3.6V (ALC enabled) 	4mA (typ)
Power Dissipation at 25V _{P-P}	1W (typ)
Shutdown current	0.1µA (typ)

Typical Application

Features

- Class H Topology
- Integrated Boost Converter
- Bridge-Tied Load (BTL) Output
- Selectable Differential Inputs
- Selectable Control Interfaces (Hardware or Software mode)
- I²C Programmable ALC
- Low Supply Current
- Minimum External Components
- Micro-Power Shutdown
- Available in Space-Saving micro SMD Package

Applications

- Touch screen Smart Phones
- Tablet PCs
- Portable Electronic Devices
- MP3 Players





FIGURE 1. Typical Application Circuit

Boomer® is a registered trademark of National Semiconductor Corporation.



Connection Diagrams



Ordering Information

Ordering Information Table

Order Number	Package	Package Drawing Number	Transport Media	MSL Level	Green Status
LM48560TL	16 Bump µSMD	TLA16Z1A	250 units on tape and reel	1	RoHS & no Sb/Br
LM48560TLX	16 Bump µSMD	TLA16Z1A	2500 units on tape and reel	1	RoHS & no Sb/Br

Bump	Name	Description
A1	OUT+	Amplifier Non-Inverting Output
A2	SGND	Amplifier Ground
A3	IN1–	Amplifier Inverting Input 1
A4	IN1+	Amplifier Non-Inverting Input 1
B1	OUT-	Amplifier Inverting Output
B2	SHDN	Active Low Shutdown. Connect $\overline{\text{SHDN}}$ to GND to disable device. Connect $\overline{\text{SHDN}}$ to V_{DD} for normal operation
B3	IN2–	Amplifier Inverting Input 2
B4	IN2+	Amplifier Non-Inverting Input 2
C1	V _{BST}	Boost Converter Output
C2	SW/HW	Mode Selection Control: $SW/\overline{HW} = 0 \rightarrow Hardware Mode$ $SW/\overline{HW} = 1 \rightarrow Software Mode$
C3	SCL/GAIN	I ² C Serial Clock Input (Software Mode) Gain Select Input (Hardware Mode) see (<i>Table 3</i>)
C4	SDA/SEL	I ² C Serial Data Input (Software Mode) Amplifier Input Select (Hardware Mode) see (<i>Table 3</i>)
D1	SET	ALC Timing Input
D2	V _{DD}	Power Supply
D3	SW	Boost Converter Switching Node
D4	PGND	Boost Converter Ground

TABLE 1. Bump Descriptions



Absolute Maximum Ratings (Note 1, Note 2)

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

Supply Voltage (Note 1)	6V
SW Voltage	25V
V _{BST} Voltage	21V
Input Voltage	-0.3V to V _{DD} + 0.3V
Power Dissipation (Note 3)	Internally limited
ESD Rating, Human Body Model	
(Note 4)	2kV
ESD Rating, Machine Model	
(<i>Note 5</i>)	100V
ESD Rating, Charge Device Model	
(<i>Note 6</i>)	500V
Storage Temperature	–65°C to + 150°C
Junction Temperature	150°C
Thermal Resistance	
θ _{JA} (TLA16Z1A)	55 °C/W
Soldering Information	
See AN-1112 "Micro SMD Wafer L	evel Chip
Scale Package."	

Operating Ratings

Temperature Range	
$T_{MIN} \le T_A \le T_{MAX}$	$-40^{\circ}C \le T_A \le +85^{\circ}C$
Supply Voltage	
V _{DD}	$2.7 \mathrm{V} \leq \mathrm{V_{DD}} \leq 5.5 \mathrm{V}$

Electrical Characteristics V_{DD} **= 3.6V** (*Note 1, Note 2*) The following specifications apply for R_L = 1.5 μ F + 10 Ω , C_{BST} = 1 μ F, C_{IN} = 0.47 μ F, C_{SET} = 100nF, A_V = 24dB unless otherwise specified. Limits apply for T_A = 25°C.

				LM48560			
Symbol	Parameter	Conditions	Min (<i>Note 8</i>)	Typ (<i>Note 7</i>)	Max (<i>Note 8</i>)	Units (Limits)	
V _{DD}	Supply Voltage Range		2.7		5.5	V	
		$V_{IN} = 0V, R_L = \infty$	Ē			-	
I _{DD}	I _{DD} Quiescent Power Supply Current	ALC Enabled		4	6	mA	
		ALC Disabled		3.6		mA	
P _D	Power Consumption	$V_{OUT} = 25V_{P-P}, f = 1kHz$		1		W	
1	Shutdown Current	Software Mode		2.5	4.4	μA	
I _{SD}	Shutdown Current	Hardware Mode		0.1	2	μA	
T _{WU}	Wake-up Time	From Shutdown		15		ms	
		$A_V = 24V$		10	90	mV	
	Differential Output Offset Voltage	A _V = 0dB (Boost Disabled)		5	20	mV	



				Unite					
Symbol	Parameter	Conditions	Min (<i>Note 8</i>)	Typ (<i>Note 7</i>)	Max (<i>Note 8</i>)	Units (Limits)			
		IN1							
		GAIN = 0	0.5	0	0.5	dB			
	Cain (Hardware Made)	GAIN = 1	5.5	6	6.5	dB			
	Gain (Hardware Mode)	IN2							
		GAIN = 0	23.5	24	24.5	dB			
		GAIN = 1	29.5	30	30.5	dB			
		Boost Disabled							
A _V		GAIN1 = 0, GAIN0 = 0	-0.5	0	0.5	dB			
· •		GAIN1 = 0, GAIN0 = 1	5.5	6	6.5	dB			
		GAIN1 = 1, GAIN0 = 0	11.5	12	12.5	dB			
	Gain (Software Mode)	GAIN1 = 1, GAIN0 = 1	17.5	18	18.5	dB			
		Boost Enabled							
		GAIN1 = 0, GAIN0 = 0	20.5	21	21.5	dB			
		GAIN1 = 0, GAIN0 = 1	23.5	24	24.5	dB			
		GAIN1 = 1, GAIN0 = 0	26.5	27	27.5	dB			
		GAIN1 = 1, GAIN0 = 1	29.5	30	30.5	dB			
	Gain Step Size (Software Mode)			3		dB			
		$A_{\rm V} = 0 dB$	40	50	50	kΩ			
R _{IN}	Input Resistance	•	46	50	58				
		$A_V = 30dB$ 46 50 58 $k\Omega$ THD+N = 1%							
M	Output Voltage		1		1	V			
V _{OUT}		f = 200Hz		30		V _{P-P}			
		f = 1kHz	25	30		V _{P-P}			
THD+N	Total Harmonic Distortion + Noise	001 11		0.08		%			
	Power Supply Rejection Ratio	$V_{DD} = 3.6V + 200mV_{P-P}$ sine, Inputs = AC GND							
PSRR	(<i>Figure 2</i>)	f _{RIPPLE} = 217Hz	55	78		dB			
		f _{RIPPLE} = 1kHz		76		dB			
	Common Mode Rejection Ratio	V _{CM} = 200mV _{P-P} sine							
CMRR		f _{RIPPLE} = 217Hz		68		dB			
	(Figure 3)	f _{RIPPLE} = 1kHz		78		dB			
		Boost Disabled, A-weighted		107		dB			
SNR	Signal-to-Noise-Ratio	Boost Enabled A-weighted		98		dB			
		A-weighted		30		uD			
		$A_v = 24$ dB		104		μV _{RMS}			
ε _{OS}	Output Noise			134					
		A _V = 0dB (Boost Disabled)		16		μV _{RMS}			
T _A	Attack Time	ATK1:ATK0 = 00, C _{SET} = 100nF		0.83		ms			
T _R	Release time	RLT1:RLT0 = 00, C _{SET} = 100nF		0.5		S			
f _{SW}	Boost Converter Switching Frequency			2		MHz			
	Boost Converter Current Limit			1.5		A			
		SHDN	14	1.0		V A			
VIH	Logic High Input Threshold		1.4		0.5				
V _{IL}	Logic Low Input Threshold	SHDN			0.5	V			
I _{IN}	Input Leakage Current	SHDN		0.1	0.2	μΑ			



I²C Interface Characteristics (Note 1, Note 2)

The following specifications apply for $R_{PU} = 1 k\Omega$ to V_{DD} , SW/HW = 1 (Software Mode) unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

	Parameter			LM48560			
Symbol		Conditions	Min (<i>Note 7</i>)	Typ (<i>Note 6</i>)	Max (<i>Note 7</i>)	Units (Limits)	
V _{IH}	Logic Input High Threshold	SDA, SCL	1.1			V	
V _{IL}	Logic Input Low Threshold	SDA, SCL			0.5	V	
	SCL Frequency				400	kHz	
t ₁	SCL Period		2.5			μs	
t ₂	SDA Setup Time		250			ns	
t ₃	SDA Stable Time		250			ns	
t ₄	Start Condition Time		250			ns	
t ₅	Stop Condition Time		250			ns	

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: The *Electrical Characteristics* tables list guaranteed specifications under the listed *Recommended Operating Conditions* except as otherwise modified or specified by the *Electrical Characteristics Conditions* and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$ or the given in *Absolute Maximum Ratings*, whichever is lower.


Note 4: Human body model, applicable std. JESD22-A114C.

Note 5: Machine model, applicable std. JESD22-A115-A.


Note 6: Charge device model, applicable std. JESD22-C101-C.

Note 7: Typical values represent most likely parametric norms at $T_A = +25^{\circ}C$, and at the *Recommended Operation Conditions* at the time of product characterization and are not guaranteed.

Note 8: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.














Typical Performance Characteristics


All typical performance curves are taken with conditions seen in *Figure 1* (Typical Application Circuit), unless otherwise specified.








30150755













30150774







INPUT VOLTAGE vs OUTPUT VOLTAGE ALC Enabled, $A_v = 21$ dB, $V_{DD} = 3.6V$








TOTAL POWER CONSUMPTION vs OUTPUT VOLTAGE V_{DD} = 3.6V, C_L = 1.5µF




SUPPLY CURRENT vs SUPPLY VOLTAGE





30150749

TOTAL POWER CONSUMPTION vs OUTPUT VOLTAGE



COMMON MODE REJECTION RATIO vs FREQUENCY V_{CM} = 200m V_{P-P} , C_{IN} = 10µF, V_{DD} = 3.6V, C_L = 1.5µF







Application Information

READ/WRITE I²C COMPATIBLE INTERFACE

The LM48560 is controlled through an I²C compatible serial interface that consists of a serial data line (SDA) and a serial clock (SCL). The clock line is uni-directional. The data line is bi-directional (open drain). The LM48560 and the master can communicate at clock rates up to 400kHz. *Figure 4* shows the I²C interface timing diagram. Data on the SDA line must be stable during the HIGH period of SCL. The LM48560 is a transmit/receive slave-only device, reliant upon the master to generate the SCL signal. Each transmission sequence is framed by a START condition and a STOP condition *Figure 5*. Each data word, device address and data, transmitted over the bus is 8 bits long and is always followed by an acknowledge pulse *Figure 6*. The LM48560 device address is 1101111.

I²C BUS FORMAT




FIGURE 4. I²C Timing Diagram




FIGURE 5. Start and Stop Diagram



WRITE SEQUENCE

The example write sequence is shown in *Figure 6*. The START signal, the transition of SDA from HIGH to LOW while SDA is HIGH, is generated, altering all devices on the bus that a device address is being written to the bus.

The 7-bit device address is written to the bus, most significant bit (MSB) first, followed by the R/\overline{W} bit ($R/\overline{W} = 0$ indicating the master is writing to the LM48560). The data is latched in on the rising edge of the clock. Each address bit must be stable while SDA is HIGH. After the R/\overline{W} bit is transmitted, the master device releases SDA, during which time, an acknowledge clock pulse is generated by the slave device. If the LM48560 receives the correct address, the device pulls the SDA line low, generating and acknowledge bit (ACK).

Once the master device registers the ACK bit, the 8-bit register address word is sent, MSB first. Each data bit should be stable while SCL is HIGH. After the 8-bit register address is sent, the LM48560 sends another ACK bit. Upon receipt of the acknowledge, the 8-bit register data is sent, MSB first. The register data word is followed by an ACK, upon receipt of which, the master issues a STOP bit, allowing SDA to go high while SDA is high.




FIGURE 6. Example I²C Write Cycle

READ SEQUENCE

The example read sequence is shown in *Figure 7*. The START signal, the transition of SDA from HIGH to LOW while SDA is HIGH, is generated, altering all devices on the bus that a device address is being written to the bus.

The 7-bit device address is written to the bus, followed by the $R/\overline{W} = 1$ ($R/\overline{W} = 1$ indicating the master wants to read data from the LM48560). After the R/\overline{W} bit is transmitted, the master device releases SDA, during which time, an acknowledge clock pulse is generated by the slave device. If the LM48560 receives the correct address, the device pulls the SDA line low, generating and acknowledge bit (ACK). Once the master device registers the ACK bit, the 8-bit register address word is sent, MSB first, followed by an ACK and selected register data from the LM48560. The register data is sent MSB first. Following the acknowledgement of the register data word [7:0], the master issues a STOP bit, allowing SDA to go high while SDA is high.



30150743



TABLE 2. Device Address

	B7	B6	B5	B4	B3	B2	B1	B0 (R/W)
Device Address	1	1	0	1	1	1	1	0

TABLE 3. Mode Selection

SW/HW	SDA/SEL	SCL/GAIN	MODE
	0	0	IN1, A _V = 0
0	(Boost Disabled)	1	IN1, A _V = 6
0	1	0	IN2, A _V = 24
	(Boost Enabled)	1	IN2, A _V = 30
1	Х	Х	I ² C Mode

TABLE 4. I²C Control Registers

REGISTER ADDRESS	Register Name	B7	B6	B5	B4	В3	B2	B1	В0
0x00h	SHUTDOWN CONTROL	х	х	х	х	TURN _ON	IN_SEL	BOOST _EN	SHDN
0x01h	NO CLIP CONTROL	х	RLT1	RLT0	ATK1	ATK0	PLEV2	PLEV1	PLEV0
0x02h	GAIN CONTROL	Х	Х	Х	Х	Х	Х	GAIN1	GAIN0
0x03h	TEST MODE	Х	Х	Х	Х	Х	Х	Х	Х

TABLE 5. Shutdown Control Register

BIT	NAME	VALUE	DESCRIPTION							
B7:B4	UNUSED	Х	Unused, set to 0							
B3		0	Normal turn on time, t _{WU} = 15ms							
Б3	TURN_ON	1	Fast turn on time, $t_{WU} = 5ms$							
B2	IN_SEL	0	Input 1 selected							
D2		IN_SEL	IN_SEL							1
B1	BOOST EN	0	Boost disabled							
ы	BOOST_EN	1	Boost enabled							
PO	SHDN	0	Device shutdown							
ВО	B0 SHDN	1	Device enabled							

BIT	NAME	VALUE			DESCRIPTION
B7	UNUSED	Х			Unused, set to 0
		B6	B5		Sets Release Time based on C _{SET} . See "Release Time" section.
50.55	RLT1 (B6)	0		0	T _R = 0.5s
B6:B5	RLT0 (B5)	0		1	T _R = 0.38s
		1		0	T _R = 0.21s
		1		1	T _R = 0.17s
	АТК1 (B4) АТК0 (B3)	B4		B3	Sets Attack Time based on C _{SET} . See "Attack Time" section.
5450		0		0	T _A = 0.83ms
B4:B3		0		1	T _A = 1.2ms
		1		0	T _A = 1.5ms
		1		1	T _A = 2.2ms
		B2	B1	B0	Sets output voltage limit level.
		0	0	0	Voltage Limit disabled
	PLEV2 (B2) PLEV1 (B1) PLEV0 (B0)	0	0	1	$V_{TH(VLIM)} = 14V_{P-P}$
		0	1	0	$V_{TH(VLIM)} = 17V_{P-P}$
B2:B0		0	1	1	$V_{TH(VLIM)} = 20V_{P-P}$
		1	0	0	$V_{TH(VLIM)} = 22V_{P-P}$
		1	0	1	$V_{TH(VLIM)} = 25V_{P-P}$
		1	1	0	$V_{TH(VLIM)} = 28V_{P-P}$
		1	1	1	Voltage Limit disabled

TABLE 6. No Clip Control Register

TABLE 7. Gain Control Register

BIT	NAME	VALUE		DESCRIPTION
B7:B2	UNUSED	Х		Unused, set to 0
		B1	B0	Sets amplifier gain. Boost disabled (BOOST_EN = 0)
D4 D0	GAIN1(B1)	0	0	0dB
B1:B0	GAINO (BO)	0	1	6dB
		1	0	12dB
		1	1	18dB
	GAIN1(B1) GAIN0 (B0)	B1	В0	Sets amplifier gain. Boost enabled (BOOST_EN = 1)
D4 D0		0	0	21dB
B1:B0		0	1	24dB
		1	0	27dB
		1	1	30dB



GENERAL AMPLIFIER FUNCTION

The LM48560 is a fully differential, Class H piezo driver for ceramic speakers and haptic actuators. The integrated, high efficiency boost converter dynamically adjusts the amplifier's supply voltage based on the output signal, increasing headroom and improving efficiency compared to a conventional Class AB driver. The fully differential amplifier takes advantage of the increased headroom and bridge-tied load (BTL) architecture, delivering significantly more voltage than a single-ended amplifier.

CLASS H OPERATION

Class H is a modification of another amplifier class (typically Class B or Class AB) to increase efficiency and reduce power dissipation. To decrease power dissipation, Class H uses a tracking power supply that monitors the output signal and adjusts the supply accordingly. When the amplifier output is below $3V_{p,p}$, the nominal boost voltage is 6V. As the amplifier output increases above $3V_{p,p}$, the boost voltage tracks the amplifier output as shown in *Figure 8*. When the amplifier output falls below $3V_{p,p}$, the boost converter returns to its nominal output voltage. Power dissipation is greatly reduced compared to conventional Class AB drivers.




FIGURE 8. Class H Operation

DIFFERENTIAL AMPLIFIER EXPLANATION

The LM48560 features a fully differential amplifier. A differential amplifier amplifies the difference between the two input signals. A major benefit of the fully differential amplifier is the improved common mode rejection ratio (CMRR) over single ended input amplifiers. The increased CMRR of the differential amplifier reduces sensitivity to ground offset related noise injection, especially important in noisy systems.

AUTOMATIC LEVEL CONTROL (ALC)

The ALC is available in software mode only, and only in boosted mode. In hardware mode ALC is always disabled. The ALC limits the peak output voltage to the programmed value. Consequently, it limits the peak boost voltage, as this is derived from the output voltage. The ALC is continuous, in that it provides a continuous adjustment of the voltage gain in order to limit the output voltage to the programmed value. The available gain adjustment range is typically 8dB. When the input amplitude is further increased beyond the ALC attenuation range, the output will again increase. This is illustrated in the Typical Performance Graphs, as seen on the 14V_{PP} plot in the Input voltage vs Output Voltage curve. The attack and decay of the ALC is programmed by software and works in conjunction with the external capacitor C_{SET} . Typically C_{SET} is 0.1µF, although it can be changed from 0.1µF to 4.7µF to select other ranges of attack and decay time.

ATTACK TIME

Attack time (t_{ATK}) is the time it takes for the gain to be reduced by 6dB once the audio signal exceeds the ALC threshold. Fast attack times allow the ALC to react quickly and prevent transients such as symbol crashes from being distorted. However, fast attack times can lead to volume pumping, where the gain reduction and release becomes noticeable, as the ALC cycles quickly. Slower attack times cause the ALC to ignore the fast transients, and instead act upon longer, louder passages. Selecting an attack time that is too slow can lead to increased distortion in the case of the No Clip function, and possible output overload conditions in the case of the Voltage limiter. The attack time is set by a combination of the value of C_{SET} and the attack time coefficient as given by equation (2):

$$_{ATK} = 20k\Omega C_{SET} / \alpha_{ATK}$$
(1)

Where α_{ATK} is the attack time coefficient () set by bits B4:B3 in the Voltage Limit Control Register (see). The attack time coefficient allows the user to set a nominal attack time. The internal $20k\Omega$ resistor is subject to temperature change, and it has tolerance between -11% to +20%.

t

TABLE 8. Attack Time Coefficient

B5	B4	α _{ATK}
0	0	2.4
0	1	1.7
1	0	1.3
1	1	0.9

RELEASE TIME

Release time (t_{RL}) is the time it takes for the gain to return from 6dB to its normal level once the audio signal returns below the ALC threshold. A fast release time allows the ALC to react quickly to transients, preserving the original dynamics of the audio source. However, similar to a fast attack time, a fast release time contributes to volume pumping. A slow release time reduces the effect of volume pumping. The release time is set by a combination of the value of C_{SET} and release time coefficient as given by equation (3):

$$t_{\rm RL} = 20M\Omega C_{\rm SET} / \alpha_{\rm RL} \quad (s) \tag{2}$$

where α_{RL} is the release time coefficient (Table 11) set by bits B4:B3 in the No Clip Control Register. The release time coefficient allows the user to set a nominal release time. The internal 20M Ω is subject to temperature change, and it has tolerance between -11% to +20%.

TABLE 9. Release Time Coefficient	
-----------------------------------	--

B5	B4	α _{RL}
0	0	4
0	1	5.3
1	0	9.5
1	1	11.8

BOOST CONVERTER

The LM48560 features an integrated boost converter with a dynamic output control. The device monitors the output signal of the amplifier, and adjusts the output voltage of the boost converter to maintain sufficient headroom while improving efficiency.

SOFTWARE/HARDWARE MODE

Device operation in hardware or software mode is determined by the state of the SW/ \overline{HW} pin. Connect SW/ \overline{HW} to ground for hardware mode, and connect to V_{DD} for software mode.

SW/HW	SDA/SEL	SCL/GAIN	MODE
	0	0	IN1, Av = 0
0	(Boost Disabled)	1	IN1, Av = 6
	1	0	IN2, Av = 24
	(Boost Enabled)	1	IN2, Av = 30
1	SDA	SCL	I ² C Mode

GAIN SETTING

The LM48560 features four internally configured gain settings 0db, 6dB, and 30dB. The device gain is selected through a single pin (GAIN). The gain settings are shown in *Table 10*.

TABLE 10. Gain Setting

GAIN	GAIN SETTING IN1	GAIN SETTING IN2
0	0dB	24dB
1	6dB	30dB




SHUTDOWN FUNCTION

The LM48560 features a low current shutdown mode. Set $\overline{SD} = GND$ to disable the amplifier and boost converter and reduce supply current to 0.01 μ A.

SINGLE-ENDED INPUT CONFIGURATION

The LM48560 is compatible with single-ended sources. When configured for single-ended inputs, input capacitors must be used to block and DC component at the input of the device. *Figure 9* shows the typical single-ended applications circuit.



30150738

FIGURE 9. Single-Ended Input Configuration

PROPER SELECTION OF EXTERNAL COMPONENTS

ALC Timing (C_{SET}) Capacitor Selection

The recommended range value of C_{SET} is between .01µF to 1µF. Lowering the value below .01µF can increase the attack time but LM48560 ALC ability to regulate its output can be disrupted and approaches the hard limiter circuit. This in turn increases the THD +N and audio quality will be severely affected.

Power Selection of External Components

Proper power supply bypassing is critical for low noise performance and high PSRR. Place the supply bypass capacitors as close to the device as possible. Place a 1μ F ceramic capacitor from V_{DD} to GND. Additional bulk capacitance may be added as required.

Boost Converter Capacitor Selection

The LM48560 boost converter requires three external capacitors for proper operation: a 1 μ F supply bypass capacitor, and 1 μ F + 100pF output reservoir capacitors. Place the supply bypass capacitor as close to V_{DD} as possible. Place the reservoir capacitors as close to VBST and VAMP as possible. Low ESR surface-mount multi-layer ceramic capacitors with X7R or X5R temperature characteristics are recommended. Select output capacitors with voltage rating of 25V or higher. Tantalum, OS-CON and aluminum electrolytic capacitors are not recommended. See Table 4 for suggested capacitor manufacturers.

Inductor Selection

The LM48560 boost converter is designed for use with a 4.7μ H inductor. Choose an inductor with a saturation current rating greater than the maximum operating peak current of the LM48560 (> 1A). This ensures that the inductor does not saturate, preventing excess efficiency loss, over heating and possible damage to the inductor. Additionally, choose an inductor with the lowest possible DCR (series resistance) to further minimize efficiency losses.

Diode Selection

Use a Schottkey diode as shown in *Figure 1*. A 20V diode such as the NSR0520V2T1G from On Semiconductor is recommended. The NSR0520V2T1G is designed to handle a maximum average current of 500mA.

PCB LAYOUT GUIDELINES

Minimize trace impedance of the power, ground and all output traces for optimum performance. Voltage loss due to trace resistance between the LM48560 and the load results in decreased output power and efficiency. Trace resistance between the power supply and ground has the same effect as a poorly regulated supply, increased ripple and reduced peak output power. Use wide traces for power supply inputs and amplifier outputs to minimize losses due to trace resistance, as well as route heat away from the device. Proper grounding improves audio performance, minimizes crosstalk between channels and prevents switching noise from interfering with the audio signal. Use of power and ground planes is recommended.

Place all digital components and route digital signal traces as far as possible from analog components and traces. Do not run digital and analog traces in parallel on the same PCB layer. If digital and analog signal lines must cross either over or under each other, ensure that they cross in a perpendicular fashion.

DEMO BOARD USER GUIDE

Quick Start Guide (Hardware Mode):

- 1. Short pins 1 (VDD) and 2 of JU1 for normal operation.
- 2. Short pins 2 and 3(GND) of JU7 to set the device in hardware mode.
- 3. Short pins 2 and 3 (GND) of JU3 to select IN1.
- 4. Short pins 2 and 3 (GND) of JU2 for 0dB gain.
- 5. Connect a power supply (2.7V-5.5V) and ground reference respectively to the VDD and GND headers on the demo board.
- 6. Connect a differential audio input to IN1+ and IN2-
- 7. Power on the board and observe the output on OUT+ and OUT-

Quick Start Guide (Software Mode):


- 1. Short pins 1 (VDD) and 2 of JU1 for normal operation.
- 2. Short pins 1 (VDD) and 2 of JU7 to set the device in software mode.
- 3. Short pins 1 (VDD) and 2 of JU3 to select IN2.
- 4. Short pins 2 and 3 (GND) of JU2 for 24dB gain.
- 5. Connect a power supply (2.7V-5.5V) and ground reference respectively to the VDD and GND headers on the demo board.
- 6. Connect a differential audio input to IN1+ and IN2-
- 7. Connect the USB/I2C board to the LM48560 demo board.
- 8. Connect the USB/I2C board to a PC
- 9. Turn on the power supply
- 10. Launch the LM48560 software GUI
- 11. Verify that the bottom left corner of the GUI reads "USB Connected ALL ACK" (note 1)
- 12. Select the following:
 - a. INPUT SELECT = INPUT 1
 - b. BOOST = ON
 - c. TURN ON TIME = NORMAL
 - d. GAIN = 0dB

Note: If the GUI reads "USB I/O error NAK" the device has not been acknowledged, please double check your connections.



Header Functionality				
Designator	Function	Notes		
VDD	VDD	Power Supply		
GND	GND	Ground reference		
OUT+	OUTPUT	Positive output terminal		
OUT-	OUTPUT	Negative output terminal		
IN1+	INPUT 1	Positive input terminal 1		
IN1-	INPUT 1	Negative input terminal 1		
IN2+	INPUT 2	Positive input terminal 2		
IN2-	INPUT 2	Negative input terminal 2		
JU1	Shutdown	Short pin 1 (VDD) and pin 2 for normal operation Short pin 2 and pin 3 (GND) for device shutdown		
JU2	SCL/Gain Select	Hardware mode: Short pin 2 to pin 1 (VDD) for higher gain. Short pin 2 to pin 3(GND) for lower gain. (See Table 10) Software mode: Keep pins 1-3 open. Pin 2 = SCL for I2C communication		
JU3	SDA/Input Select	Hardware mode: Short pin 2 to pin 1 (VDD) to select IN2. Short pin 2 to pin 3 (GND) to select IN1. (See Table 10) Software mode: Keep pins 1-3 open. Pin 2 = SCL for I2C communication		
JU4	SCL Pullup	Short JU4 to connect pullup resistor to VDD. Open to use external I2C supply voltage		
JU5	SDA pullup	Short JU5 to connect pullup resistor to VDD. Open to use external I2C supply voltage		
JU6	I2C VDD	Short JU6 to use VDD as I2C VDD. Open to use external I2C supply voltage		
JU7	SW/HW	Software Mode: Short pins 1 (VDD) and 2 Hardware Mode: Short pins 2 and 3(GND)		


Demo Board Schematic




30150779




PC Board Layout




Top Silk Screen




Top Layer




Layer 3



Solder Mask Top




Layer 2




Drill Drawing


30150764



Silk Bottom



Solder Mask Bottom




Bottom Layer



Revision History

Rev	Date	Description
1.0	08/16/11	Initial WEB released.
1.01	09/21/11	Input edits under CLASS H OPERATION.
1.02	11/01/11	Edited curves 30150753, 54, 55, 56, and Figure 7 (I ² C Read Cycle).
1.03	11/10/11	Edited Figure 7.
1.04	07/25/12	Input texts/limits edits in the EC table.

Physical Dimensions inches (millimeters) unless otherwise noted



Notes

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated