


8-BIT D/A CONVERTERS

The KDA0800 series are monolithic 8-bit high-speed current-output digital-to-analog converters (DAC) featuring typical settling times of 100ns. When used as a multiplying DAC, monotonic performance over a 40 to 1 reference current range is possible. The KDA0800 series also features high compliance complementary current outputs to allow differential output voltages of 20 V_{pp} with simple resistor loads. The reference-to-full-scale current matching of better than ± 1 LSB eliminates the need for full-scale trims in most applications, while the nonlinearities of better than ±0.1% over temperature minimizes system error accumulations.

The noise immune inputs of the KDA0800 series will accept TTL levels with the logic threshold pin, V_{LC}, potentially allowing for direct interface to all logic families. The performance and characteristics of the device are essentially unchanged over the full ± 4.5V to ± 18V power supply range; power dissipation is only 33mW with ± 5V supplies and is independent of the logic input states.



4


FEATURES

- Fast settling output time: 100ns
- Full scale error: ± 1 LSB
- Nonlinearity over temperature: ± 0.1%
- Full scale current drift: ± 10 ppm/°C
- High output compliance: -10V to + 18V
- Complementary current outputs
- Interface directly with TTL, CMOS, PMOS and others
- 2-quadrant widerange multiplying capability
- Wide power supply range: ± 4.5V to ± 18V
- Low power consumption: 33mW at ± 5V
- Low cost
- Standard 16 DIP package

ORDERING INFORMATION

Device	Package	Temperature Range	Nonlinearity
KDA0800CN	16 DIP	0 ~ + 70°C	± 0.19% FS
KDA0801CN			± 0.39% FS
KDA0802CN			± 0.1% FS

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Characteristics	Symbol	Value	Unit
Supply Voltage	V_{CC}	± 18 or 36	V
Power Dissipation	P_D	500	mW
Reference Input Differential Voltage (V14 to V15)	V_{IN}	$V^- - V^+$	V
Reference Input Common Mode Range (V14, V15)	V_{IN}	$V^- - V^+$	V
Reference Input Current	I_{ref}	5	mA
Logic Inputs	V_{IN}	$V^- - V^- + 36$	V
Operating Temperature Range	T_{opr}	0 ~ +70	°C
Storage Temperature Range	T_{stg}	-65 ~ +150	°C

ELECTRICAL CHARACTERISTICS

($V_S = \pm 15V$, $I_{ref} = 2mA$, $T_{min} \leq T_a \leq T_{max}$ unless otherwise specified. Output characteristics refer to both I_{OUT} and $\overline{I_{OUT}}$.)

Characteristic	Symbol	Test Conditions	KDA0800			Unit
			Min	Typ	Max	
Resolution			8	8	8	Bits
Monotonicity			8	8	8	Bits
Nonlinearity		KDA0802 KDA0800 KDA0801			± 0.1 ± 0.19 ± 0.39	% FS
Settling Time	t_s	To $\pm 1/2$ LSB, all bits switched "ON" or "OFF", $T_a = 25^\circ C$		100	150	ns
Propagation Delay Each Bit	t_{PLH}, t_{PHL}	$T_a = 25^\circ C$		35	60	ns
All Bits Switched				35	60	ns
Full-scale Tempco	TCI_{FS}			± 10	± 50	ppm/°C
Output Voltage Compliance	V_{OC}	Full scale current change < 1/2 LSB, $R_{OUT} > 20M\Omega$ Typ	-10		18	V
Full-scale Current	I_{FS4}	$V_{ref} = 10V$, $R14 = 5K\Omega$ $R15 = 5K\Omega$, $T_a = 25^\circ C$	1.94	1.99	2.04	mA
Full-scale Symmetry	I_{FS5}	$I_{FS4} - I_{FS2}$		± 1	± 8.0	μA
Zero-scale Current	I_{ZS}			0.2	2.0	μA
Output Current Range	I_{FSR}	$V^- = -5V$ $V^- = -8V$ to $-18V$	0	2.0	2.1	mA
Logic Input Levels	V_{IL} V_{IH}	$V_{LC} = 0V$	2.0		0.8	V
Logic "1"						V
Logic Input Current	I_{IL} I_{IH}	$V_{LC} = 0V$ $-10V \leq V_{IN} \leq +0.8V$ $2V \leq V_{IN} \leq +18V$		-2.0 0.002	-10 10	μA
Logic "1"						μA
Logic Input Swing	V_{IS}	$V^- = -15V$	-10		18	V
Logic Threshold Range	V_{THR}	$V_S = \pm 15V$	-10		13.5	V
Reference Bias Current	I_{IS}			-1.0	-3.0	μA
Reference Input Slew Rate	dI/dt		4.0	8.0		mA/ μs
Power Supply Sensitivity	$PSS_{I_{FS+}}$	$4.5V \leq V^+ \leq 18V$		0.0001	0.01	%/%

ELECTRICAL CHARACTERISTICS (Continued)

Characteristic	Symbol	Test Conditions	KDA0800			Unit
			Min	Typ	Max	
	$PSSI_{FS}$	$-4.5V \leq V \leq 18V$ $I_{ref} = 1mA$	—	0.0001	0.01	%/%
Power Supply Current	I + I -	$V_S = \pm 5V, I_{ref} = 1mA$	— —	2.3 -4.3	3.8 -5.8	mA mA
	I + I -	$V_S = 5V, -15V, I_{ref} = 2mA$	— —	2.4 -6.4	3.8 -7.8	mA mA
	I + I -	$V_S = \pm 15V, I_{ref} = 2mA$	— —	2.5 -6.5	3.8 -7.8	mA mA
Power Dissipation	P_D	$\pm 5V, I_{ref} = 1mA$	—	33	48	mW
		$5V, -15V, I_{ref} = 2mA$	—	108	136	mW
		$\pm 15V, I_{ref} = 2mA$	—	135	174	mW

4

TYPICAL APPLICATIONS





Fig. 1 Basic Positive Reference Operation

$I_{FS} \cong \frac{+V_{ref}}{R_{ref}} \times \frac{255}{256}$
 $I_o + \bar{I}_o = I_{FS}$ for all logic states
 For fixed reference, TTL operation, typical values are:
 $V_{ref} = 10V$
 $R_{ref} = 5K\Omega$
 $R15 \cong R_{ref}$
 $C_C = 0.01\mu F$
 $V_{LC} = 0V$ (Ground)

PIN CONFIGURATION



Top View






Fig. 2 Recommended Full Scale Adjustment Circuit



$I_{FS} \cong \frac{-V_{ref}}{R_{ref}} \times \frac{255}{256}$ Note: R_{ref} sets I_{FS} ; $R15$ is for bias current cancellation


Fig. 3 Basic Negative Reference Operation

TYPICAL APPLICATIONS (Continued)




	B1	B2	B3	B4	B5	B6	B7	B8	I_o mA	\bar{I}_o mA	E_o	\bar{E}_o
Full-scale	1	1	1	1	1	1	1	1	1.992	0.000	-9.960	0.000
Full-scale - LSB	1	1	1	1	1	1	1	0	1.984	0.008	-9.920	-0.040
Half-scale + LSB	1	0	0	0	0	0	0	1	1.008	0.984	-5.040	-4.920
Half-scale	1	0	0	0	0	0	0	0	1.000	0.992	-5.000	-4.960
Half-scale - LSB	0	1	1	1	1	1	1	1	0.992	1.000	-4.960	-5.000
Zero-scale + LSB	0	0	0	0	0	0	0	1	0.008	1.984	-0.040	-9.920
Zero-scale	0	0	0	0	0	0	0	0	0.000	1.992	0.000	-9.960

Fig. 4 Basic Unipolar Negative Operation



	B1	B2	B3	B4	B5	B6	B7	B8	E_o	\bar{E}_o
Pos. Full-scale	1	1	1	1	1	1	1	1	-9.920	+10.000
Pos. Full-scale - LSB	1	1	1	1	1	1	1	0	-9.840	+9.920
Zero-scale + LSB	1	0	0	0	0	0	0	1	-0.080	+0.160
Zero-scale	1	0	0	0	0	0	0	0	0.000	+0.080
Zero-scale - LSB	0	1	1	1	1	1	1	1	+0.080	0.000
Neg. Full-scale + LSB	0	0	0	0	0	0	0	1	+9.920	-9.840
Neg. Full-scale	0	0	0	0	0	0	0	0	+10.000	-9.920


Fig. 5 Basic Bipolar Output Operation



	B1	B2	B3	B4	B5	B6	B7	B8	E_o
Pos. Full-scale	1	1	1	1	1	1	1	1	+9.920
Pos. Full-scale - LSB	1	1	1	1	1	1	1	0	+9.840
(+) Zero-scale	1	0	0	0	0	0	0	0	+0.040
(-) Zero-scale	0	1	1	1	1	1	1	1	-0.040
Neg. Full-scale + LSB	0	0	0	0	0	0	0	1	-9.840
Neg. Full-scale	0	0	0	0	0	0	0	0	-9.920


Fig. 6 Symmetrical Offset Binary Operation

TYPICAL APPLICATIONS (Continued)




For complementary output (operation as negative logic DAC), connect inverting input of op amp to I_O (Pin 2), connect I_O (Pin 4) to the ground.

Fig. 7 Positive Low Impedance Output Operation




For complementary output (operation as a negative logic DAC) connect non-inverting input of op amp to I_O (Pin 2); connect I_O (Pin 4) to the ground.

Fig. 8 Negative Low Impedance Output Operation



Do not exceed negative logic input range of DAC.


Fig. 9 Interfacing with Various Logic Families



Typical values: $R_{IN} = 5K$, $+V_{IN} = 10V$

Fig. 10 Pulsed Reference Operation

(a) $I_{ref} \geq$ peak negative swing of I_{in}



(b) $+V_{ref}$ must be above the peak positive swing of V_{in}




Fig. 11. Accommodating Bipolar References

TYPICAL APPLICATIONS (Continued)





Fig. 12 Settling Time Measurement



Note. For a 1µs conversion time with an 8-bit resolution and a 7-bit accuracy, a KA361 comparator replaces the KA319 and the reference current is doubled by reducing R1, R2 and R3 to 1.25KΩ and R4 to 2MΩ.

Fig. 13 A Complete 2 µs Conversion Time, 8-Bit A/D Converter