



MOTOROLA

MC10901

Advance Information


8 X 8 BIT EXPANDABLE MULTIPLIER

The MC10901 is a high speed 8 x 8-bit multiplier that can multiply two eight-bit unsigned or signed 2's complement numbers and generate the sixteen-bit unsigned or signed product. The device can be used as a stand-alone eight-bit multiplier or as a building block for larger multiplier arrays.

The part performs the algebraic function defined as $P = XY + K + M + C7$, where K and M are 8-bit input fields used to add partial products in an array or to add a constant to the least significant part of the array product. The algorithm used is an asynchronous, sequential add technique. This algorithm eliminates the need for subtractors which simplifies the multiplier network.


- 8 x 8-Bit Parallel Multiplication.
- Two's complement, Unsigned Magnitude, or Mixed Mode Multiplication.
- Two 8-Bit Expansion Inputs for Summing Partial Products.
- Easily Expandable Into Larger Arrays.
- Single Chip, Bipolar Technology.
- 17 Nanosecond Typical Multiply Time.

**MECL-LSI
8 x 8-BIT MULTIPLIER**




**CASE 745 — Z Suffix
68 Pin, JEDEC Std.
Leadless Package
(Bottom view)**

INPUT/OUTPUT DIAGRAM



LOGIC DIAGRAM



6

The MC10901 is a high-speed programmable 8 x 8-bit multiplier utilizing the MECL Macrocell Array. The MC10901 uses an asynchronous, sequential add technique for multiplying two numbers in either straight magnitude or two's complement notation. The device generates the function: $P = X \cdot Y + K + M + C7$, where;

- = times
- + = plus
- X = 8-bit multiplicand where X0 is LSB, X8 is MSB
- Y = 8-bit multiplier where Y0 is LSB, Y8 is MSB
- K = 8-bit constant where K0 is LSB, K7 is MSB
- M = 8-bit constant where M0 is LSB, M7 is MSB
- C7 = 1-bit constant in bit position 2⁷
- P = 16-bit product where P0 is LSB and P8 is MSB

Two control inputs, C1 and C2, are provided for simplifying expansion to larger array sizes. The control inputs can be programmed to select either two's complement or straight magnitude multiplication. A carry-lookahead technique is used to further improve multiplier performance.

DEVICE OPERATION

The multiplication matrix for the MC10901 is shown in Table 1. This matrix shows how the MC10901 calculates the product. The product is the binary sum of all the terms in the matrix. Note that all the terms in the matrix show positive values. The MC10901 requires negative or inverted inputs and produces a product of negative or inverted outputs when positive logic is used. If negative logic is used, no inversion is

required on the inputs, while the outputs will be the "true" value.

Operation and expansion of the device are controlled by two inputs C1 and C2. When C2 is at a logic H, the X inputs are in straight magnitude form. A low on C2 indicates the X inputs are in two's complement form. The Y inputs and C1 function the same as above. For a straight multiply, control inputs are programmed in the high state. For a two's complement multiply C1 and C2 are programmed in the low state. Due to the nature of the algorithm, correction terms need to be added to obtain the correct two's complement signed product. The sign bits of the X and Y inputs must be added to the product in their respective bit locations. This can be accomplished by connecting Xs and Ys to the M7 and K7 inputs, see figure 1. For expansion into larger arrays, an additional input, C7, has been provided. C7 accomplishes the same function as a M7 or K7 input. If a straight magnitude number is to be multiplied by a two's complement number only the sign bit of the two's complement number is to be added in as correction.

EXPANSION RULES

The MC10901 can be used in larger arrays to produce a two's complement product of 2 two's complement numbers. The following rules apply:

1. For an M-bit by N-bit multiplier, an (M + N) bit product is formed. The number of MC10901's equals (M x N) / 64. As an example, a 32 x 32-bit array (figure 3) requires (32 x 32) / 64 = 16 packages.

TABLE 1 — MULTIPLICATION MATRIX FOR MC10901
(P = (X) times (Y) plus K plus M plus C7)

									C7												
									K7												
									M7												
									X5-(C2⊕Y0)												
									X6-Y0												
									X5-Y1												
									X4-Y1												
									X3-Y1												
									X2-Y1												
									X1-Y1												
									X0-Y1												
									X6-Y2												
									X5-Y2												
									X4-Y2												
									X3-Y2												
									X2-Y2												
									X1-Y2												
									X0-Y2												
									X6-Y3												
									X5-Y3												
									X4-Y3												
									X3-Y3												
									X2-Y3												
									X1-Y3												
									X0-Y3												
									X6-Y4												
									X5-Y4												
									X4-Y4												
									X3-Y4												
									X2-Y4												
									X1-Y4												
									X0-Y4												
									X6-Y5												
									X5-Y5												
									X4-Y5												
									X3-Y5												
									X2-Y5												
									X1-Y5												
									X0-Y5												
									X6-Y6												
									X5-Y6												
									X4-Y6												
									X3-Y6												
									X2-Y6												
									X1-Y6												
									X0-Y6												
C1-C2	C1-C2-YS	C1-C2-XS	C1-C2-XS-YS	C1-C2-XS-Y5	C1-C2-XS-Y6	C1-C2-XS-Y7	C1-C2-XS-Y8	C1-C2-XS-Y9	C1-C2-XS-Y10	C1-C2-XS-Y11	C1-C2-XS-Y12	C1-C2-XS-Y13	C1-C2-XS-Y14	C1-C2-XS-Y15	C1-C2-XS-Y16	C1-C2-XS-Y17	C1-C2-XS-Y18	C1-C2-XS-Y19	C1-C2-XS-Y20	C1-C2-XS-Y21	C1-C2-XS-Y22
PS	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0						

Note: For magnitude operations (C1 = 0, C2 = 0 or C1 = H, C2 = H), the C7 input must be tied to a "High" voltage state in order to eliminate the possibility of overflow and invalid results. For X = 255, Y = 255, K = 255, and M = 255, the product will be the maximum value possible of 65,535 (PS = P0 = 1). If C7 was also used as an input during magnitude operations, the most significant product bit, PS will be a "1" (PS = L) during an overflow condition where the result exceeds 65,535.

For 2's complement or mixed mode multiplications, the multiplication matrix (Table 1) produces the proper product at the PS through P0 outputs.

2. The normal parallelogram structure consists of several stages, each multiplying 8 bits of multiplier times 8 bits of multiplicand and adds the partial products.
3. The sign bits of the multiplicand and multiplier must be added to the product. As an example, an 8 x 16-bit multiplier would require the sign bit of the 8-bit word to be added to the least significant 8th bit of the product. Likewise the sign bit of the 16-bit word is to be added to the least significant 16th bit of the product. The X sign bit and Y sign bit must be added to the product with a binary weight (power of 2) equivalent to their respective binary weights.
4. The control inputs $\overline{C1}$ and $\overline{C2}$ must be programmed correctly depending on the multiplier type and on the position of the MC10901 within the array:

A) For magnitude arrays, all control inputs are programmed "H".

B) For two's complement arrays, the programming is controlled by the position of the multiplier and the terms required by the algorithm.

A simple means of determining the required control line states is shown in the following table:


Multiplication Inputs	$\overline{C1}$	$\overline{C2}$
NO SIGN BITS	HI	HI
X _S ONLY	HI	LOW
Y _S ONLY	LOW	HI
BOTH SIGN BITS	LOW	LOW

The maximum times possible for various N-bit by N-bit arrays are:

Number Of Bits	Total Multiply Time (ns) Max.	Package Count
8	24.3	1
16	51.8	4
24	81.5	9
32	111.2	16

Because of the versatility of the MC10901, many other arrays can be built. Faster arrays using additional adders, pipeline techniques, one's complement and magnitude multipliers, and truncated product multipliers can be constructed. Applications of such arrays include digital filters, FFT's, complex multipliers, and recursive and nonrecursive filter elements.

FIGURE 1
8 X 8-Bit 2's Complement Multiplier



6

16 X 16-BIT EXAMPLE

Figure 2 shows 4 MC10901's in a 16 x 16-bit array. A 32-bit two's complement product is produced from a 16-bit multiplier and a 16-bit multiplicand. At the first level of multiplication, no partial products have been obtained so the \bar{K} and \bar{M} expansion inputs are tied high. These inputs on the first level can be used to add a constant to the least significant end of the product. Further levels require the \bar{K} and \bar{M} inputs to add the accumulated partial products. Control inputs $\bar{C1}$ and $\bar{C2}$ are programmed according to their relative position of each device in the array. Since both \bar{X} and \bar{Y} are in two's complement form, their respective sign

bits must be added to the accumulated products for correction. This can be accomplished by inputting the sign bit of the \bar{X} input to $\bar{C7}$ of device B and sign bit of the \bar{Y} bus to $\bar{C7}$ of device C. The same expansion techniques are extended to the 32 x 32-bit multiplier in Figure 3.

However, when adding the sign bits to the array for correction, the sign bits must be added to the $\bar{C7}$ input of the devices that have $\bar{C1} = H, \bar{C2} = L$ or $\bar{C1} = L, \bar{C2} = H$ in the 32nd bit of the product, as indicated in Figure 3. The sign bits cannot be added to the $\bar{C7}$ input of devices that have $\bar{C1} = H$ and $\bar{C2} = H$, as indicated in Table 1.

FIGURE 2 — 16 X 16-BIT 2'S COMPLEMENT MULTIPLIER





FIGURE 3 — 32 X 32-BIT 2'S COMPLEMENT MULTIPLIER



SWITCHING CHARACTERISTICS OVER OPERATING VOLTAGE AND TEMPERATURE RANGE

Table 5 defines the timing characteristics of the MC10901 over operating voltage and temperature ranges. Worst-Case Setup and Hold and Propagation Delays are *calculated* for $V_{EE} = -5.2$ Volts $\pm 10\%$ and a $T_{Jmax} = 115^{\circ}C$. The maximum recommended operating junction temperature is $+130^{\circ}C$.

Calculated limits are based on several performance factors as described in Motorola's Preliminary Design Manual for the MECL 10,000 Macrocell Array. Factors include worst-case delays due to Macro selections, Fan-Out, Metal Lengths, Wire-OR, and Input Follower options. AC measurements are performed on each device to assure process integrity; however, Motorola does not guarantee limits at this time.

TABLE 5 — PROPAGATION DELAY (Nanoseconds)

Input	Output	0 to 70°C T _A (T _J not to exceed 115°C)	
		Typ	Max
$\overline{X7} - \overline{X0}, \overline{Y7} - \overline{Y0},$ C1, C2	$\overline{P6} - \overline{P0}$	13.9	19.9
	$\overline{P7}$	13.0	18.6
	$\overline{P14} - \overline{P8}$	17.0	24.3
	\overline{PS}	16.3	23.3
$\overline{M7} - \overline{M0}$	$\overline{P6} - \overline{P0}$	7.8	11.2
	$\overline{P7}$	6.9	9.8
	$\overline{P14} - \overline{P8}$	9.3	13.3
	\overline{PS}	8.6	12.3
$\overline{K4} - \overline{K0}$	$\overline{P6} - \overline{P0}$	8.2	11.7
	$\overline{P7}$	7.2	10.3
	$\overline{P14} - \overline{P8}$	9.7	13.8
	\overline{PS}	8.9	12.7
$\overline{K6}, \overline{K5}$	$\overline{P6} - \overline{P0}$	9.4	13.4
	$\overline{P7}$	10.5	15.0
	$\overline{P14} - \overline{P8}$	12.9	18.4
	\overline{PS}	12.2	17.4
$\overline{K7}$	$\overline{P7}$	9.9	14.1
	$\overline{P14} - \overline{P8}$	13.9	19.9
	\overline{PS}	12.2	18.8
$\overline{C7}$	$\overline{P7}$	10.8	15.4
	$\overline{P14} - \overline{P8}$	14.9	21.2
	\overline{PS}	14.1	20.1

FIGURE 4 — SWITCHING WAVEFORM DEFINITION
Propagation Delays





FIGURE 5 — SWITCHING TEST CIRCUIT

50-ohm termination to ground located in each scope channel input


All input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be ≈ 1 4 inch from TP_{in} to input pin and TP_{out} to output pin



INPUT PULSE

$t_r = t_f = 1.0$ ns (20 to 80%)
 $V_{OH} = -1.11$ V
 $V_{OL} = +0.31$ V

FIGURE 6 — THERMAL CHARACTERISTICS
(TYPICAL)



Heat Sink #1 is from THERMALLOY #15832-1, 3 Horizontal Fins, 0.563 inches square, Model No. 2284C.
Heat Sink #2 is from WAKEFIELD #4493, Vertical Fins, 0.5 inches square.
NOTE: $T_J = (\theta_{JA}) (P_D) + T_A$ WHERE T_J is the Junction Temperature, T_A is the Ambient Temperature.
 $P_D = (I_{EE}) (V_{EE}) + (15 \text{ mW})$ (number of 50 Ω outputs)
Still air θ_{JA} (with no heat sink) = 35°C/W.