

54AC11208, 74AC11208 DUAL 1-LINE TO 4-LINE CLOCK DRIVERS WITH 3-STATE OUTPUTS

D3459, MARCH 1990

- Low Skew Propagation Delay Specifications for Clock Driving Applications
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- μ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


description

These devices contain dual-clock driver circuits that fan out one input signal to four outputs with minimum skew for clock distribution. They also offer two output-enable pins for each circuit that can force the outputs to be disabled to a high-impedance state or to a high- or low-logic level independent of the signal on the A input.


Skew parameters are specified for a reduced temperature and voltage range common to many applications.

The 54AC11208 is characterized for operation over the full military temperature range of -55°C to 125°C . The 74AC11208 is characterized for operation from -40°C to 85°C .

54AC11208 . . . J PACKAGE
74AC11208 . . . DW OR N PACKAGE
(TOP VIEW)



54AC11208 . . . FK PACKAGE
(TOP VIEW)



FUNCTION TABLES

OUTPUT CONTROL		DATA INPUT	OUTPUTS			
1G1	1G2	1A	1Y1	1Y2	1Y3	1Y4
L	L	L	L	L	L	L
L	L	H	H	H	H	H
L	H	X	L	L	L	L
H	L	X	H	H	H	H
H	H	X	Z	Z	Z	Z

OUTPUT CONTROL		DATA INPUT	OUTPUTS			
2G1	2G2	2A	2Y1	2Y2	2Y3	2Y4
L	L	L	L	L	L	L
L	L	H	H	H	H	H
L	H	X	L	L	L	L
H	L	X	H	H	H	H
H	H	X	Z	Z	Z	Z

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1990, Texas Instruments Incorporated

54AC11208, 74AC11208
DUAL 1-LINE TO 4-LINE CLOCK DRIVERS
WITH 3-STATE OUTPUTS


D3459, MARCH 1990

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.

logic diagram (positive logic)



Pin numbers shown are for DW, J, and N packages.



54AC11208, 74AC11208 DUAL 1-LINE TO 4-LINE CLOCK DRIVERS WITH 3-STATE OUTPUTS

D3459, MARCH 1990

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	- 0.5 V to 7 V
Input voltage range, V_I (see Note 1)	- 0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	- 0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND pins	± 200 mA
Storage temperature range	- 65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		54AC11208			74AC11208			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	3	5	5.5	3	5	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 3$ V		2.1	2.1		V	
		$V_{CC} = 4.5$ V		3.15	3.15			
		$V_{CC} = 5.5$ V		3.85	3.85			
V_{IL}	Low-level input voltage	$V_{CC} = 3$ V			0.9		V	
		$V_{CC} = 4.5$ V			1.35			
		$V_{CC} = 5.5$ V			1.65			
V_I	Input voltage	0		V_{CC}	0	V_{CC}	V	
V_O	Output voltage	0		V_{CC}	0	V_{CC}	V	
I_{OH}	High-level output current	$V_{CC} = 3$ V			- 4		mA	
		$V_{CC} = 4.5$ V			- 24			
		$V_{CC} = 5.5$ V			- 24			
I_{OL}	Low-level output current	$V_{CC} = 3$ V			12		mA	
		$V_{CC} = 4.5$ V			24			
		$V_{CC} = 5.5$ V			24			
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0	10	ns/V	
T_A	Operating free-air temperature	- 55		125	- 40	85	°C	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



54AC11208, 74AC11208
DUAL 1-LINE TO 4-LINE CLOCK DRIVERS
WITH 3-STATE OUTPUTS

D3459, MARCH 1990

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54AC11208		74AC11208		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I _{OH} = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	I _{OH} = -24 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
I _{OH} = -50 mA†	5.5 V				3.85					
I _{OH} = -75 mA†	5.5 V						3.85			
V _{OL}	I _{OL} = 50 μA	3 V		0.1		0.1		0.1	V	
		4.5 V		0.1		0.1		0.1		
		5.5 V		0.1		0.1		0.1		
	I _{OL} = 12 mA	3 V		0.36		0.5		0.44		
		4.5 V		0.36		0.5		0.44		
	I _{OL} = 24 mA	3 V		0.36		0.5		0.44		
		4.5 V		0.36		0.5		0.44		
I _{OL} = 50 mA†	5.5 V				1.65					
I _{OL} = 75 mA†	5.5 V						1.65			
I _{OZ}	V _I = V _{CC} or GND	5.5 V		± 0.5		± 10		± 5	μA	
I _I	V _I = V _{CC} or GND	5.5 V		± 0.1		± 1		± 1	μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V			8		160		80	μA
C _i	V _I = V _{CC} or GND	5 V		4						pF
C _o	V _I = V _{CC} or GND	5 V		10						pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			54AC11208		74AC11208		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	1A and 2A	Any Y	4.8	11.1	13.1	4.8	15.6	4.8	14.6	ns
t _{PHL}			5.1	12.2	14.3	5.1	16.7	5.1	15.6	
t _{PLH}	1Gn and 2Gn	Any Y	5.2	11.9	14.2	5.2	16.9	5.2	15.8	ns
t _{PHL}			7.8	13.3	15.7	7.8	18.4	7.8	17.4	
t _{PZH}	1G2 or 2G2	Any Y	5.1	11.8	14.2	5.1	17.2	5.1	15.7	ns
t _{PZL}	1G1 or 2G1		6.8	16.3	19.5	6.8	23.8	6.8	22.8	
t _{PHZ}	1G2 or 2G2	Any Y	3.4	6.9	8.6	3.4	9.6	3.4	9.2	ns
t _{PLZ}	1G1 or 2G1		4.1	7.5	9.4	4.1	10.5	4.1	10.2	

NOTE 2: Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



54AC11208, 74AC11208 DUAL 1-LINE TO 4-LINE CLOCK DRIVERS WITH 3-STATE OUTPUTS

D3459, MARCH 1990

switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54AC11208		74AC11208		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	1A and 2A	Any Y	4.2	5.5	9	4.2	10.5	4.2	9.9	ns
t_{PHL}			4.2	7	9.3	4.2	10.8	4.2	10.1	
t_{PLH}	$1\bar{G}n$ and $2\bar{G}n$	Any Y	4.6	7.3	9.6	4.6	11.5	4.6	10.7	ns
t_{PHL}			4.8	7.7	10.2	4.8	11.8	4.8	11	
t_{PZH}	$1\bar{G}2$ or $2\bar{G}2$	Any Y	4.3	7.2	9.4	4.3	11.3	4.3	10.4	ns
t_{PZL}	$1\bar{G}1$ or $2\bar{G}1$		5.3	9	12.2	5.3	14.3	5.3	13.5	
t_{PHZ}	$1\bar{G}2$ or $2\bar{G}2$	Any Y	3	5.4	7.5	3	8.5	3	8	ns
t_{PLZ}	$1\bar{G}1$ or $2\bar{G}1$		3.7	5.7	7.5	3.7	8.5	3.7	8.2	

NOTE 2: Load circuit and voltage waveforms are shown in Section 1.

switching characteristics, $V_{CC} = 5\text{ V} \pm 0.25\text{ V}$, $T_A = 25^\circ\text{C}$ to 70°C (see Notes 2 and 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	74ACT11208			UNIT
			MIN	TYP	MAX	
t_{PLH}	1A and 2A	Any Y	6		8.5	ns
t_{PHL}			6		8.5	
$t_{sk(o)}$	1A and 2A	Any Y			1	ns

NOTES: 2. Load circuit and voltage waveforms are shown in Section 1.

3. Specifications are valid for all outputs switching simultaneously and in-phase.

operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per bank		Outputs enabled	95
		Outputs disabled	10	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

