

MB841000-70, -85, -10 (L, LL, and SL Versions) CMOS 1M Low Power SRAM with Data Retention

The Fujitsu MB841000 is a 131,072 word x 8 bits static random access memory fabricated with a CMOS silicon gate process. The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible and a single +5 V power supply is required.

The MB841000 is ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required. All devices offer the advantages of low power dissipation, low cost, and high performance.

Parameter	L-version			LL-version			SL-version		
	-70L	-85L	-10L	-70LL	-85LL	-10LL	-70SL	-85SL	-10SL
Access Time (ns)	70	85	100	70	85	100	70	85	100
Standby Power	0.55 mW			0.275 mW			0.275 mW		
Data Retention Current	50 μ A			40 μ A			20 μ A		
Data Retention Current (TA = °C to +40°C)	—			6 μ A			3 μ A		



- Organization: 131,072 words x 8 bits
- Data retention voltage: 2.0 V min.
- TTL compatible inputs and outputs
- Package and ordering information:
 - 32-pin plastic DIP (600 mil) order as MB841000-xxL(LL/SL)P
 - 32-pin plastic SOP (525 mil) order as MB841000-xxL(LL/SL)PF
 - 32-pin plastic TSOP-I (normal bend) order as MB841000-xxL(LL/SL)PFTN
 - 32-pin plastic TSOP-I (reverse bend) order as MB841000-xxL(LL/SL)PFTR
- Single +5 V power supply, +10% tolerance
- Static operation: no clock required

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.5 to +7.0	V
Input Voltage	V _{IN}	-0.5 to V _{CC} + 0.5	V
Output Voltage	V _{I/O}	-0.5 to V _{CC} + 0.5	V
Temperature Under Bias	T _{BIAS}	-10 to +85	°C
Storage Temperature	T _{STG}	-45 to +125	°C

— Note —


Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB841000-70L/-70LL/-70SL
MB841000-85L/-85LL/-85SL
MB841000-10L/-10LL/-10SL

Figure 1. MB841000 BLOCK DIAGRAM



CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$)

Parameter	Symbol	Min	Typ	Max	Unit
I/O Capacitance ($V_{I/O} = 0\text{ V}$)	C _{I/O}			10	pF
Input Capacitance ($V_{IN} = 0\text{ V}$)	C _{IN}			8	pF

PIN DESCRIPTION

Symbol	Pin Name	Symbol	Pin Name
A ₀ to A ₁₆	Address Input	WE	Write Enable
I/O ₁ to I/O ₈	Data Input/Output	V _{CC}	Power Supply (5 V±10%)
OE	Output Enable	GND	Ground
\overline{CS}_1	Chip Select 1	NC	Not Connected
CS ₂	Chip Select 2		

FUNCTION TRUTH TABLE*

CS ₁	CS ₂	OE	WE	Mode	Supply Current	I/O Pin
H	X	X	X	Not Selected	I _{SB}	High-Z
X	L	X	X	Not Selected	I _{SB}	High-Z
L	H	H	H	D _{OUT} Disable	I _{CC}	High-Z
L	H	L	H	Read	I _{CC}	D _{OUT}
L	H	X	L	Write	I _{CC}	D _{IN}

*Legend: H = High; L = Low Level; X – Don't Care

RECOMMENDED OPERATING CONDITION

(Referenced to GND)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ambient Temperature	T _A	0		70	°C

MB841000-70L/-70LL/-70SL
MB841000-85L/-85LL/-85SL
MB841000-10L/-10LL/-10SL

DC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted.)

Parameter	Test Condition	Symbol	MB841000-70L/-85L/-10L		MB841000-70/-85/-10 (LL and SL)		Unit	
			Min	Max	Min	Max		
Standby Supply Current	$CS_2 \leq 0.2 \text{ V}$ or $\overline{CS}_1 \geq V_{CC} - 0.2 \text{ V}$ ($CS_2 \leq 0.2 \text{ V}$ or $CS_2 \geq V_{CC} - 0.2 \text{ V}$)	I_{SB1}		0.1		0.05	mA	
	$\overline{CS}_1 = V_{IH}$ or $CS_2 = V_{IL}$	I_{SB2}		3		3	mA	
Active Supply Current	$V_{IN} = V_{IH}$ or V_{IL} , $\overline{CS}_1 = V_{IL}$, $CS_2 = V_{IH}$, $I_{OUT} = 0 \text{ mA}$	I_{CC}		15		15	mA	
Operating Supply Current	-70/-85 -10	Cycle = Min., Duty = 100% $I_{OUT} = 0 \text{ mA}$	I_{CC1}		80		80	mA
					70		70	
Operating Supply Current	Cycle = 1 μ s, Duty = 100% $I_{OUT} = 0 \text{ mA}$, $CS_2 \geq V_{CC} - 0.2 \text{ V}$, $\overline{CS}_1 \leq 0.2 \text{ V}$, $V_{IL} \leq 0.2 \text{ V}$ $V_{IH} \geq V_{CC} - 0.2 \text{ V}$	I_{CC2}		15		15	mA	
Input Leakage Current	$V_{IN} = 0 \text{ V}$ to V_{CC}	I_{LI}	-1	1	-1	1	μ A	
Output Leakage Current	$V_{I/O} = 0 \text{ V}$ to V_{CC} , $\overline{CS}_1 = V_{IH}$ or $CS_2 = V_{IL}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$	$I_{L/I/O}$	-1	1	-1	1	μ A	
Input High Voltage ¹		V_{IH}	2.2	$V_{CC} + 0.3$	2.2	$V_{CC} + 0.3$	V	
Input Low Voltage ¹		V_{IL}	-0.3 ²	0.8	-0.3 ²	0.8	V	
Output High Voltage ¹	$I_{OH} = -1.0 \text{ mA}$	V_{OH}	2.4		2.4		V	
Output Low Voltage ¹	$I_{OL} = 2.1 \text{ mA}$	V_{OL}		0.4		0.4	V	

Notes: ¹ All voltages are referenced to GND.

² -3.0 V min. for pulse width less than 20 ns. (V_{IL} min. = -0.3 V at DC level.)

Fig.2 – AC TEST CONDITIONS



	R1	R2	CL	Parameters Measured
Load I	1.8K Ω	990 Ω	100 pF	except tCLZ, tOLZ, tCHZ, tOHZ, tWLZ and tWHZ
Load II	1.8K Ω	990 Ω	5 pF	tCLZ, tOLZ, tCHZ, tOHZ, tWLZ and tWHZ


AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

READ Cycle¹

Parameter	Symbol	MB841000-70L/-70LL/-70SL		MB841000-85L/-85LL/-85SL		MB841000-10L/-10LL/-10SL		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	70		85		100		ns
Address Access Time ²	t_{AA}		70		85		100	ns
$\overline{CS1}$ Access Time ³	t_{AC1}		70		85		100	ns
CS2 Access Time ³	t_{AC2}		70		85		100	ns
Output Enable to Output Valid	t_{OE}		35		40		45	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns
Chip Select lto Output Low-Z ⁴	t_{CLZ}	10		10		10		ns
Output Enable lto Output Low-Z ⁴	t_{OLZ}	5		5		5		ns
Chip Select lto Output High-Z ⁴	t_{CHZ}		25		30		35	ns
Output Enable lto Output High-Z ⁴	t_{OHZ}		25		30		35	ns

READ Cycle Timing Diagram¹



Notes: ¹ WE is high for Read Cycle.

² Device is continuously selected, $\overline{CS1} = \overline{OE} = V_{IL}$, $CS2 = V_{IH}$.

³ Address is valid prior to, or coinciding with, $\overline{CS1}$ transition low, or CS2 transition high.

⁴ Transition is measured at the point of ± 500 mV from a steady state voltage with Load II as specified in Fig. 2.

MB841000-70L/-70LL/-70SL
MB841000-85L/-85LL/-85SL
MB841000-10L/-10LL/-10SL


AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

WRITE Cycle^{1,2}

Parameter	Symbol	MB841000-70L/-70LL/-70SL		MB841000-85L/-85LL/-85SL		MB841000-10L/-10LL/-10SL		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{WC}	70		85		100		ns
Address Valid to End of Write	t_{AW}	55		70		85		ns
Chip Select to End of Write	t_{CW}	55		70		85		ns
Data Valid to End of Write	t_{DW}	35		35		40		ns
Data Hold Time	t_{DH}	0		0		0		ns
Write Pulse Width	t_{WP}	50		60		70		ns
Address Setup Time	t_{AS}	0		0		0		ns
Write Recovery Time ³	t_{WR}	0		0		0		ns
Write Enable to Output Low ⁴	t_{WLZ}	5		5		5		ns
Write Enable to Output High ⁴	t_{WHZ}		25		30		35	ns

WRITE Cycle Timing Diagram^{1,2}




- Notes:**
- ¹ If OE, CS₁ and CS₂ are in the READ Mode during this period, the I/O pins are in the output state and the input signals of the phase opposite to the outputs must not be applied.
 - ² If CS₁ goes high or CS₂ goes low simultaneously with WE high, the output remains in high impedance state.
 - ³ t_{WR} is defined from the end point of the WRITE Mode.
 - ⁴ Transition is measured at the point of ± 500 mV from a steady state voltage with Load II as specified in Fig. 2.

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

WRITE Cycle Timing Diagram^{1,2}




- Notes:**
- ¹ If \overline{OE} , \overline{CS}_1 and \overline{CS}_2 are in the READ Mode during this period, the I/O pins are in the output state and the input signals of the phase opposite to the outputs must not be applied.
 - ² If \overline{CS}_1 goes high or \overline{CS}_2 goes low simultaneously with \overline{WE} high, the output remains in high impedance state.
 - ³ t_{WR} is defined from the end point of the WRITE Mode.
 - ⁴ Transition is measured at the point of ± 500 mV from a steady state voltage with Load II as specified in Fig. 2.

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

WRITE Cycle Timing Diagram^{1,2}



- Notes:**
- ¹ If \overline{OE} , \overline{CS}_1 and CS_2 are in the READ Mode during this period, the I/O pins are in the output state and the input signals of the phase opposite to the outputs must not be applied.
 - ² If \overline{CS}_1 goes high or CS_2 goes low simultaneously with WE high, the output remains in high impedance state.
 - ³ t_{WR} is defined from the end point of the WRITE Mode.
 - ⁴ Transition is measured at the point of ± 500 mV from a steady state voltage with Load II as specified in Fig. 2.

DATA RETENTION CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Data Retention Supply Voltage	V_{DR}	2.0		5.5	V
Data Retention Supply Current ¹	L-Version			0.05	mA
	LL-Version			0.04 ²	
	SL-Version			0.02 ³	
Data Retention Setup Time	t_{DRS}	0			ns
Operation Recovery Time ⁴	t_R	t_{RC}			ns

Notes: ¹ $V_{CC} = V_{DR} = 3.0$ V

$CS_1 \geq V_{DR} - 0.2$ V, $CS_2 \geq V_{DR} - 0.2$ V or $CS_2 \leq 0.2$ V (at CS_1 CONTROLLED)



$CS_2 \leq 0.2$ V (at CS_2 CONTROLLED)

² $I_{DR} = 6$ μ A max. at $V_{DR} = 3$ V, $T_A = 0^\circ$ C to $+40^\circ$ C

³ $I_{DR} = 3$ μ A max. at $V_{DR} = 3$ V, $T_A = 0^\circ$ C to $+40^\circ$ C

⁴ t_{RC} : Read Cycle Time


Data Retention Timing



MB841000-70L/-70LL/-70SL
MB841000-85L/-85LL/-85SL
MB841000-10L/-10LL/-10SL

PACKAGE DIMENSIONS




(Suffix: P)



PACKAGE DIMENSIONS (Continued)

(Suffix: PF)

32-LEAD PLASTIC FLAT PACKAGE (CASE No.: FPT-32P-M03)




©1991 FUJITSU LIMITED F32008S-3C

Dimensions in inches (millimeters)




MB841000-70L/-70LL/-70SL
 MB841000-85L/-85LL/-85SL
 MB841000-10L/-10LL/-10SL

PACKAGE DIMENSIONS (Continued)

(Suffix: PFTN)



32-LEAD PLASTIC FLAT PACKAGE (CASE No. : FPT-32P-M06)




©1991 FUJITSU LIMITED F32016S-1C




Dimensions in inches (millimeters)

PACKAGE DIMENSIONS (Continued)

(Suffix: PFTR)



32-LEAD PLASTIC FLAT PACKAGE (CASE No. : FPT-32P-M07)



All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The Information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.