SN28846 SERIAL DRIVER

SOCS024B - FEBRUARY 1991

- TTL-Compatible inputs
- CCD-Compatible Outputs
- Full-Frame Operation
- Frame-Transfer Operation
- Solid-State Reliability
- Adjustable Clock Levels

description

The SN28846 serial driver is a monolithic CMOS integrated circuit designed to drive the serial register gate (SRGn) and transfer gate (TRG) inputs of the Texas Instruments virtual-phase CCD image sensors. The SN28846 interfaces a user-defined timing generator to the CCD image

(TOP VIEW) SELOOUT [20 VSS 19 SEL0 GND [] PD [] 3 18 NC SRG3IN [] 4 17 VCC 16 SRG3OUT SRG2IN [] 5 SRG1IN [] 6 15] SRG2OUT TRGIN [] 14 SRG10UT 7 NC [13 TRGOUT 8 SEL1OUT [9 12 VCC 11 SEL1 Vss [10

DW PACKAGE

NC - No internal connection

sensor; it receives TTL signals from the timing generator and outputs level-shifted signals to the image sensor. The SN28846 contains three noninverting serial-gate drivers and one noninverting transfer-gate driver.

The voltage levels on outputs SRG1OUT, SRG2OUT, SRG3OUT, and TRGOUT are controlled by the levels on the two dc supply inputs V_{SS} and V_{CC} . The propagation delays for these outputs are controlled by the SEL0 and SEL1 inputs. The inputs \overline{PD} , SRG1IN, SRG2IN, SRG3IN, and TRGIN are TTL compatible.

A high level on the \overline{PD} input allows the SN28846 to operate normally with the level-shifted outputs following the inputs. When \overline{PD} is low, the device is in a low-power-consumption mode and all outputs are at V_{CC} .

The SN28846 is available in the DW surface-mount package and is characterized for operation from -20°C to 45°C.




This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, precautions should be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in

conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either V_{CC} or ground. Specific guidelines for handling devices of this type are contained in the publication *Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies* available from Texas Instruments.



logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Terminal Functions

TERMINAL				
NAME	NO.	1/0	DESCRIPTION	
GND	2		Ground	
NC‡	8		No connect	
NC‡	18		No connect	
PD	3		Power down	
SEL0	19	I	Propagation delay mode select	
SEL1	11	1	Propagation delay mode select	
SELOOUT	1	0	Test pin (factory use only)	
SEL1OUT	9	0	Test pin (factory use only)	
SRG1IN	6	- 1	Serial-register gate 1 in	
SRG2IN	5	1	Serial-register gate 2 in	
SRG3IN	4	T	Serial-register gate 3 in	
SRG10UT	14	0	Serial-register gate 1 out	
SRG2OUT	15	0	Serial-register gate 2 out	
SRG3OUT	16	0	Serial-register gate 3 out	
TRGIN	7	1	Transfer gate in	
TRGOUT	13	0	Transfer gate out	
v _{cc} ‡	12	1	Positive supply voltage	
v _{cc} ‡	17	1	Positive supply voltage	
V _{SS} ‡	10	<u> </u>	Negative supply voltage	
v _{ss} ‡	20		Negative supply voltage	

[‡] All pins of the same name should be connected together externally.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Positive supply voltage, V _{CC} (see Note 1)	4 V
Negative supply voltage, V _{SS} (see Note 2)	
Input voltage range: SEL0 and SEL1	
Other inputs	0 to 5.5 V
Operating free-air temperature range, T _A – 30	0°C to 75°C
Storage temperature range	°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Continuous total power dissipation, T _A ≤ 25°C: without heat sink (see Figure 2) DW package	. 825 mW
with heat sink (see Figure 2) DW package	. 1150 mW

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to the GND terminal.

The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for voltage levels only.




Figure 1

NOTE A: The mounted-device derating curve of Figure 1 was obtained under the following conditions:

The board was 50 mm by 50 mm by 1.6 mm thick.

The board material was glass epoxy.

The copper thickness of all the etch runs was 35 microns.

Etch run dimensions - DW package - All 20 etch runs were 0.4 mm by 22 mm.

Each chip was soldered to the board.

An aluminum cooling fin 10 mm by 10 mm by 1 mm thick was coupled to the chip with thermal paste.



recommended operating conditions

<u>-</u> :		MIN	NOM	MAX	UNIT	
Positive supply voltage, V _{CC}		0	1.5	3	v	
Negative supply voltage, VSS (see Note 2)		-11.1	-10.4	-9.7	v	
	SRG1IN, SRG2IN, SRG3IN, TRGIN	2	5			
High-level input voltage, VIH	SEL0, SEL1		Vcc		V	
	PD	4	5			
· · · · · · · · · · · · · · · · · · ·	SRG1IN, SRG2IN, SRG3IN, TRGIN		0	0.8		
Low-level input voltage, V _{IL}	SEL0, SEL1		Vss		v	
	PD		0	0.4		
C 4414	SRG1OUT, SRG2OUT, SRG3OUT			200		
Output load	TRGOUT			350	pF	
Operating free-air temperature, TA		-20		45	°C	

NOTE 2: The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for voltage levels only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	MAX	UNIT
V	High-level output voltage	SRG1OUT, SRG2OUT, SRG3OUT	f = 4.8 MHz, See Figure 1	Input t _w = 70 ns,	V _{CC} 0.5	V _{CC} +0.5	v
VOH		TRGOUT	f = 3.6 MHz, See Figure 1	Input t _w = 140 ns,			•
VOL	Low-level output voltage	SRG1OUT, SRG2OUT, SRG3OUT	f = 4.8 MHz, See Figure 1	input t _w = 70 ns,			v
		TRGOUT	f = 3.6 MHz, See Figure 1	Input t _W = 140 ns,	V _{SS} -0.8	V _{SS} +0.8	ľ
٧n	Peak-to-peak output noise voltage	SRG1OUT, SRG2OUT, SRG3OUT	See Figure 1			300	m∨
IH	High-level input current	SRG1IN, SRG2IN, SRG3IN, TRGIN, SEL0, SEL1	V _I = 5.5 V			50	μА
4L	Low-level input current	•	V _I = 0			± 10	μА
	Supply current		No load, PD at 0 V, TA = 25°C See Note 3			-0.5	
ISS						-25	mA
fmax	Maximum frequency	SRG1OUT, SRG2OUT, SRG3OUT	C _L = 200 pF		10		MHz
	of operation	TRGOUT	Cլ = 350 pF		1		1

NOTE 3: SRG10UT, SRG20UT, and SRG30UT are loaded with 80-pF capacitive loads; TRGOUT is loaded with a 180-pF load. The SN28846 driver is clocked by the SN28835 timer. SEL0 and SEL1 are both held at -11.1 V.

switching characteristics for SRG1OUT, SRG2OUT, and SRG3OUT, V_{CC} = 2.3 V, V_{SS} = -10.3 V, T_A = 25°C (unless otherwise noted) (see Figure 1)[†]

	PARAMETER	SELECT MODE \$	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
					28			
•	Propagation delay time,	1	January 70 as 6 48 MUS		36			
^t PLH	low-to-high-level output	2	Input $t_W = 70 \text{ ns}$, $f = 4.8 \text{ MHz}$		42		ns	
		3			48			
	Propagation delay time, high-to-low-level output	0		25				
•		1],,,,,,	24				
^t PHL		2	Input t _w = 70 ns, f = 4.8 MHz		23		ns	
		3	1		23			
∆tPLH	(see Note 4)					±5		
∆tPHL	(see Note 4)					±5		
tsk(o)	Skew time (see Note 5)	Any	T _A = -20°C to 55°C			5	ns	
		1				- 5		
	Pulse duration	0	Input t _W = 70 ns, f = 4.8 MHz	63	68	73	ns	
_		1		54	59	64		
t _w		2		47	52	57		
		3	7	40	45	50		
t _{w(n)} - t _{w(m)}	Pulse duration differential (see Note 6)	Any	Input t _W = 70 ns, f = 4.8 MHz			5	ns	
t _r	Rise time			10	14	18		
t _f	Fall time	Any	Input $t_W = 70 \text{ ns}$, $f = 4.8 \text{ MHz}$	6	10	13	ns	

[†] The load is a Texas Instruments CCD image sensor.

[‡]The select mode is determined by the voltage levels applied to the SEL1 and SEL0 inputs as follows:

SELECT MODE	SEL1	SELO
0	٧ss	٧ss
1	Vss	Vcc
2	Vcc	Vss
3	Vcc	Vcc

NOTES: 4. For a given channel, Δtp_{LH} and Δtp_{HL} are the changes in tp_{LH} and tp_{HL}, respectively, when the device is operated over the temperature range –20°C to 55°C rather than at 25°C.

- This is the maximum absolute difference in propagation delay time, either tp_{LH} or tp_{HL}, through the three channels at any given temperature within the specified range.
- 6. This is the maximum difference in the pulse duration through the three channels.



switching characteristics for TRGOUT, V_{CC} = 2.3 V, V_{SS} = -10.3 V, T_A = 25°C (unless otherwise noted) (see Figure 1)†


PARAMETER		SELECT MODE‡	TEST CONDITIONS	MIN TYP MAX	UNIT	
		0		24		
	Propagation delay time, low-to-high-level output	1		33]	
tPLH		2	$t_W = 140 \text{ ns}, t = 3.6 \text{ MHz}$	39	ns	
		3		47		
	Propagation delay time, high-to-low-level output	0		24	ns	
		1	140	23		
^t PHL		2	$t_W = 140 \text{ ns}, f = 3.6 \text{ MHz}$	22		
		3	22			
ΔtpLH	(see Note 7)		T. 9000 to 5500	20		
ΔtpHL	(see Note 7)	Any	T _A = -20°C to 55°C	20	ns	
tw	Pulse duration			100 140 180		
t _r	Rise time	Any	t _w = 140 ns, f = 3.6 MHz	17	ns	
te	Fall time		1	10	1	

[†] The load is a Texas Instruments CCD image sensor.

[‡] The select mode is determined by the voltage levels applied to SEL1 and SEL0 as follows:

LECT MODE	SEL1	SELO
0	٧ss	٧ss
1	٧ss	Vcc
2	VCC	Vss
3	VCC	Vcc

NOTE 7: Δt_{PLH} and Δt_{PHL} are the changes in t_{PLH} and t_{PHL} , respectively, when the device is operated over the temperature range -20° C to 55° C rather than at 25° C.



NOTE A: CL Includes probe and jig capacitance.


Figure 2. Voltage Waveforms



MECHANICAL DATA

DW/R-PDSO-G**

PLASTIC WIDE-BODY SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).