

### FEATURES

- 16 x 16 MULTIPLIER — DOUBLE PRECISION PRODUCT
- HIGH SPEED MULTIPLY
  - 45 ns Max Clocked Multiply Time
- LOW POWER CMOS TECHNOLOGY
  - 550 mW Max (active)
  - 550  $\mu$ W Max (CMOS Standby)
- SIMPLE INTERFACE
  - Single 5V  $\pm$  10% Supply
  - TTL Compatible Inputs and Outputs
- ONE REGISTER CLOCK — SEPARATE ENABLES
- TWO'S COMPLEMENT AND UNSIGNED MAGNITUDE MULTIPLICATION
- PIN COMPATIBLE, HIGH PERFORMANCE REPLACEMENT FOR AMD 29517 AND IDT 7217L
- AVAILABLE IN DIP OR LCC PACKAGES


### DESCRIPTION

The LATTICE L1017 devices are high performance 16 x 16 bit double precision multipliers. Designed with high speed logic techniques and a modified Booth's algorithm, the devices feature 45 ns, 65 ns, and 90 ns clocked multiply times. These devices offer a performance upgrade and are pin compatible with industry standard multipliers like the AM29517A.


UltraMos™, LATTICE's high performance CMOS technology, provide the multipliers with an active power dissipation of 550 mW maximum and a low CMOS standby power consumption of 550  $\mu$ W maximum.

The L1017 multipliers generate a 32-bit product from two 16-bit input busses. Internal registers feature separate enable controls with a single common clock. The input data on each port can be individually specified as unsigned magnitude or two's complement, by controlling the state of the C<sub>X</sub> and C<sub>Y</sub> mode lines. The most significant half of the product (MSP) is available on the 16-bit output port. The least significant half (LSP) is multiplexed with the MSP and can be accessed at the 16-bit output port and the Y operand input port.

### FUNCTIONAL BLOCK DIAGRAM



### PIN CONFIGURATION



L1017 HIGH PERFORMANCE 16x16 PARALLEL MULTIPLIER

5-113 P12  
000878  
7878  
DUP  
LAT

## ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	RATING	VALUE	UNIT
$C_{TERM}$	Terminal Voltage with Respect to GND(2)	- 0.5 to + 7.0	V
$T_A$	Operating Temperature	0 to + 70	°C
$T_{BIAS}$	Temperature Under Bias	- 55 to + 125	°C
$T_{STG}$	Storage Temperature	- 65 to + 150	°C
$P_T$	Power Dissipation	1.0	W
$I_{OUT}$	DC Output Current	50	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS ( $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ )

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
$V_{CCM}$	Military Supply Voltage	4.5	5.0	5.5	V
$V_{CCC}$	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
$V_{IH}$	Input High Voltage	2.0	—	—	V
$V_{IL}$	Input Low Voltage	—	—	0.8	V

## DC ELECTRICAL CHARACTERISTICS

(Commercial:  $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ; Military:  $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ\text{C}$  to  $125^\circ\text{C}$ )

SYMBOL	PARAMETER	TEST CONDITIONS	COMMERCIAL		MILITARY		UNIT
			MIN.	MAX.	MIN.	MAX.	
$I_{LI}$	Input Leakage Current	$V_{CC} = \text{Max}, V_{IN} = 0 \text{ to } V_{CC}$	—	2	—	10	$\mu\text{A}$
$I_{LO}$	Output Leakage Current	High Z, $V_{CC} = \text{max.}, V_{OUT} = 0 \text{ to } V_{CC}$	—	2	—	10	$\mu\text{A}$
$I_{CC(1)}$	Operating Power Supply Current	Output Open	—	100	—	120	mA
$I_{CCQ1}$	Quiescent Power Supply Current	$V_{IN} \geq V_{IH}, V_{IN} \leq V_{IL}$	—	30	—	30	mA
$I_{CCQ2}$	Quiescent Power Supply Current	$V_{IN} \geq V_{CC} - .2V \text{ or } \leq .2V$	—	.1	—	.1	mA
$V_{OH}$	Output High Voltage	$V_{CC} = \text{Min.}, I_{OH} = -0.4 \text{ mA}$	2.4	—	2.4	—	V
$V_{OL}$	Output Low Voltage	$V_{CC} = \text{Min.}, I_{OL} = 4.0 \text{ mA}$	—	0.5	—	0.5	V

1.  $I_{CC}$  is measured at clock cycle = 10 mHz and  $V_{IN} = \text{TTL}$  voltages.

## AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5 ns
Input Timing Reference Levels	.5V
Output Reference Levels	.5V
Output Load	See Figures 1 and 2

## CAPACITANCE ( $T_A = 25^\circ\text{C}$ , $f = 1.0 \text{ MHz}$ )

SYMBOL	ITEM	CONDITIONS	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	10	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	12	pF

NOTE: This parameter is sampled and not 100% tested.

## TEST LOADS




Figure 1 A.C. Output Test Load




Figure 2 Output Three State Delay Load


$V_x = 0V \text{ or } 2.6V$

## AC ELECTRICAL CHARACTERISTICS

(Commercial:  $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ C$  to  $70^\circ C$ ; Military:  $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $125^\circ C$ )

SYMBOL	PARAMETER	L1017-45		L1017-65		L1017-90		UNITS
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{MUC}$	Unclocked Multiply Time	—	65	—	95	—	120	ns
$t_{MC}$	Clocked Multiply Time	—	45	—	65	—	90	ns
$t_S$	X, Y, RND Setup Time	15	—	20	—	25	—	ns
$t_H$	X, Y, RND Hold Time	0	—	0	—	0	—	ns
$t_{ENA}$	3 State Enable Time	0	20	0	30	0	30	ns
$t_{DIS}$	3 State Disable Time	0	20	0	30	0	30	ns
$t_{PW}$	Clock Pulse Width	15	—	20	—	25	—	ns
$t_{PD}$	Output Clock to Valid Data	—	20	—	30	—	30	ns
$t_{PSEL}$	Output Control to Valid Data	—	20	—	30	—	30	ns
$t_{ENS}$	Register Enable Set-up Time	10	—	15	—	20	—	ns
$t_{ENH}$	Register Enable Hold Time	0	—	0	—	0	—	ns

## TIMING DIAGRAM



1. A Transition of  $\overline{MSPSEL}$  is not required during any cycle, and in some applications it can be grounded.
2. The order of appearance of the LSP and MSP on the output bus is determined by the logic level sequence of  $\overline{MSPSEL}$ .

## SIGNAL DESCRIPTIONS

**X<sub>0</sub> — X<sub>15</sub>** The 16 multiplicand data inputs.

**Y<sub>0</sub> — Y<sub>15</sub>** The 16 multiplier data inputs. These inputs are time-multiplexed with the least significant product (LSP) outputs.

**P<sub>0</sub> — P<sub>15</sub>** The LSP output term. These 16 bits are time-multiplexed with the Y<sub>0</sub> — Y<sub>15</sub> multiplier inputs or can be accessed from the output port under control of the MSPSEL line.

**P<sub>16</sub> — P<sub>31</sub>** The most significant product (MSP) term output port, comprising the 16 most significant bits of the output. The LSP term can also be accessed from this output port under control of the MSPSEL line.

**C<sub>X</sub>, C<sub>Y</sub>** Mode controls for each X<sub>N</sub> and Y<sub>N</sub> input. When LOW, the controlled input is unsigned data, and when HIGH, the input is 2's complement.

**RND** This is the round control for the MSP. When active, the L1017 adds 1 to the most significant bit of the LSP, rounding the MSP upward.

**CK** This is the register clock that is directed to all internal registers. In addition to the inputs, the mode control bits (C<sub>X</sub>, C<sub>Y</sub>), the RND bit and the output registers are latched with this signal.

**ENX, ENY, ENP** These are the register enable signals. ENX enables the multiplicand (X) input register and its input mode control bit. ENY does the same for the multiplier (Y) inputs. Either ENX or ENY enable the RND register. ENP enables the output register. Once a register is enabled, it will be updated on the next rising edge of the clock (CK).

**FT** Flow-through control. When active (HIGH), the output registers of the LSP and MSP are in transparent or flow-through mode.


**OE<sub>L</sub>, OE<sub>M</sub>** Three-state output enable controls for the LSP and MSP.

**MSPSEL** Controls the output multiplexer which presents either MSP or LSP terms to the P<sub>16</sub> — P<sub>32</sub> output port.


**FA** Format adjust control. In 2's complement arithmetic, if FA is HIGH, a full 32-bit product is produced with a sign bit in the MSP. If FA is LOW, the sign value of the product is replicated in the most significant bits of the LSP and MSP. In integer or mixed mode, FA must be HIGH to get a valid product, and the most significant bit of the product contains the sign bit if the output is in 2's complement.

## DATA FORMATS


### FRACTIONAL TWO'S COMPLEMENT NOTATION




### FRACTIONAL UNSIGNED MAGNITUDE NOTATION




### INTEGER TWO'S COMPLEMENT NOTATION




### INTEGER UNSIGNED MAGNITUDE NOTATION





### INTEGER MIXED MODE NOTATION




### FRACTIONAL MIXED MODE NOTATION



### PACKAGE INFORMATION



### ORDERING INFORMATION



### LCC PIN CONFIGURATION

PIN	FUNCTION	PIN	FUNCTION
1	V <sub>CC</sub>	35	P <sub>7</sub> , Y <sub>7</sub>
2	GND	36	P <sub>6</sub> , Y <sub>6</sub>
3	GND	37	P <sub>5</sub> , Y <sub>5</sub>
4	MSPSEL	38	P <sub>4</sub> , Y <sub>4</sub>
5	FT	39	P <sub>3</sub> , Y <sub>3</sub>
6	FA	40	P <sub>2</sub> , Y <sub>2</sub>
7	OEM	41	P <sub>1</sub> , Y <sub>1</sub>
8	ENP	42	P <sub>0</sub> , Y <sub>0</sub>
9	N/C	43	N/C
10	P <sub>31</sub> , P <sub>15</sub>	44	EN <sub>Y</sub>
11	P <sub>30</sub> , P <sub>14</sub>	45	CK
12	P <sub>29</sub> , P <sub>13</sub>	46	OEL
13	P <sub>28</sub> , P <sub>12</sub>	47	X <sub>0</sub>
14	P <sub>27</sub> , P <sub>11</sub>	48	X <sub>1</sub>
15	P <sub>26</sub> , P <sub>10</sub>	49	X <sub>2</sub>
16	P <sub>25</sub> , P <sub>9</sub>	50	X <sub>3</sub>
17	P <sub>24</sub> , P <sub>8</sub>	51	X <sub>4</sub>
18	P <sub>23</sub> , P <sub>7</sub>	52	X <sub>5</sub>
19	P <sub>22</sub> , P <sub>6</sub>	53	X <sub>6</sub>
20	P <sub>21</sub> , P <sub>5</sub>	54	X <sub>7</sub>
21	P <sub>20</sub> , P <sub>4</sub>	55	X <sub>8</sub>
22	P <sub>19</sub> , P <sub>3</sub>	56	X <sub>9</sub>
23	P <sub>18</sub> , P <sub>2</sub>	57	X <sub>10</sub>
24	P <sub>17</sub> , P <sub>1</sub>	58	X <sub>11</sub>
25	P <sub>16</sub> , P <sub>0</sub>	59	X <sub>12</sub>
26	NC	60	NC
27	P <sub>15</sub> , Y <sub>15</sub>	61	X <sub>13</sub>
28	P <sub>14</sub> , Y <sub>14</sub>	62	X <sub>14</sub>
29	P <sub>13</sub> , Y <sub>13</sub>	63	X <sub>15</sub>
30	P <sub>12</sub> , Y <sub>12</sub>	64	EN <sub>X</sub>
31	P <sub>11</sub> , Y <sub>11</sub>	65	RND
32	P <sub>10</sub> , Y <sub>10</sub>	66	C <sub>X</sub>
33	P <sub>9</sub> , Y <sub>9</sub>	67	C <sub>Y</sub>
34	P <sub>8</sub> , Y <sub>8</sub>	68	V <sub>CC</sub>