

MITSUBISHI HIGH SPEED CMOS
M74HC173P/FP/DP

QUADRUPLE 3-STATE D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

DESCRIPTION

The M74HC173 is a semiconductor integrated circuit consisting of a 4-bit register with 3-state output.


FEATURES

- High-speed: (clock frequency) 60MHz typ.
($C_L=50\text{pF}$, $V_{CC}=5\text{V}$)
- Low power dissipation: $20\mu\text{W}/\text{package}$, max
($V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$, quiescent state)
- High noise margin: 30% of V_{CC} , min ($V_{CC}=4.5\text{V}$, 6V)
- Capable of driving 15 74LSTTL loads
- Wide operating voltage range: $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range: $T_a=-40\sim +85^\circ\text{C}$


APPLICATION

General purpose, for use in industrial and consumer digital equipment.

PIN CONFIGURATION (TOP VIEW)



LOGIC DIAGRAM



QUADRUPLE 3-STATE D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC173 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS173.

The M74HC173 contains four edge-triggered D-type flip-flops with common direct reset input R_D and common clock input CK.

When CK changes from low-level to high-level, the signals just previously input at D appears at outputs Q in accordance with the function table given.

When R_D becomes high while output enable inputs $\overline{OE1}$ and $\overline{OE2}$ are held low, all outputs Q become low-level irrespective of other inputs.

When one of data enable inputs $\overline{DE1}$ or $\overline{DE2}$ is high, while $\overline{OE1}$, $\overline{OE2}$ and R_D are held low, output Q is maintained.

When either $\overline{OE1}$ or $\overline{OE2}$ is high, all outputs Q will become the high-impedance state, and the contents of the flip-flop are not affected even when $\overline{OE1}$ and $\overline{OE2}$ are changed.

When used as a D-type flip-flop, $\overline{OE1}$, $\overline{OE2}$, R_D , $\overline{DE1}$ and $\overline{DE2}$ should all be maintained at low-level.

FUNCTION TABLE (Note 1)

Inputs							Output
$\overline{OE1}$	$\overline{OE2}$	R_D	CK	$\overline{DE1}$	$\overline{DE2}$	D	Q
L	L	H	X	X	X	X	L
L	L	L	L	X	X	X	Q^0
L	L	L	H	X	X	X	Q^0
L	L	L	↑	H	X	X	Q^0
L	L	L	↑	X	H	X	Q^0
L	L	L	↑	L	L	L	L
L	L	L	↑	L	L	H	H
L	L	L	↓	X	X	X	Q^0
L	H	X	X	X	X	X	Z
H	L	X	X	X	X	X	Z
H	H	X	X	X	X	X	Z

Note 1 : Z : High impedance
X : Irrelevant
↑ : Change from low to high level
↓ : Change from high to low level
 Q_0 : Output state Q before clock input changed.

ABSOLUTE MAXIMUM RATINGS ($T_A = -40 \sim +85^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage		$-0.5 \sim +7.0$	V
V_I	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
V_O	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
I_{IK}	Input protection diode current	$V_I < 0V$ $V_I > V_{CC}$	-20 20	mA
I_{OK}	Output parasitic diode current	$V_O < 0V$ $V_O > V_{CC}$	-20 20	mA
I_O	Output current per output pin		± 35	mA
I_{CC}	Supply/GND current	V_{CC} , GND	± 75	mA
P_d	Power dissipation	(Note 2)	500	mW
T_{stg}	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC173FP, $T_A = -40 \sim +70^\circ\text{C}$ and $T_A = 70 \sim 85^\circ\text{C}$ are derated at $-7\text{mW}/^\circ\text{C}$
M74HC173DP, $T_A = -40 \sim +50^\circ\text{C}$ and $T_A = 50 \sim 85^\circ\text{C}$ are derated at $-5\text{mW}/^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_A = -40 \sim +85^\circ\text{C}$)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	2		6	V
V_I	Input voltage	0		V_{CC}	V
V_O	Output voltage	0		V_{CC}	V
T_{opr}	Operating temperature range	-40		+85	$^\circ\text{C}$
t_r, t_f	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

QUADRUPLE 3-STATE D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit
			V _{CC} (V)	25°C			-40~+85°C	
				Min	Typ	Max	Min	
V _{IH}	High-level input voltage	V _O = 0.1V, V _{CC} = 0.1V I _O = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V
V _{IL}	Low-level input voltage	V _O = 0.1V, V _{CC} = 0.1V I _O = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V
V _{OH}	High-level output voltage	V _I = V _{IH} , V _{IL}	I _{OH} = -20μA	2.0	1.9		1.9	V
			I _{OH} = -20μA	4.5	4.4		4.4	
			I _{OH} = -20μA	6.0	5.9		5.9	
			I _{OH} = -6.0mA	4.5	4.18		4.13	
			I _{OH} = -7.8mA	6.0	5.68		5.63	
V _{OL}	Low-level output voltage	V _I = V _{IH} , V _{IL}	I _{OL} = 20μA	2.0		0.1	0.1	V
			I _{OL} = 20μA	4.5		0.1	0.1	
			I _{OL} = 20μA	6.0		0.1	0.1	
			I _{OL} = 6.0mA	4.5		0.26	0.33	
			I _{OL} = 7.8mA	6.0		0.26	0.33	
I _{IH}	High-level input current	V _I = 6V	6.0			0.1	1.0	μA
I _{IL}	Low-level input current	V _I = 0V	6.0			-0.1	-1.0	μA
I _{OZH}	Off-state high-level output current	V _I = V _{IH} , V _{IL} , V _O = V _{CC}	6.0			0.5	5.0	μA
I _{OZL}	Off-state low-level output current	V _I = V _{IH} , V _{IL} , V _O = GND	6.0			-0.5	-5.0	μA
I _{CC}	Quiescent supply current	V _I = V _{CC} , GND, I _O = 0μA	6.0			4.0	40.0	μA

SWITCHING CHARACTERISTICS (V_{CC} = 5V, T_a = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f _{max}	Maximum clock frequency		30			MHz
t _{TLH}	Low-level to high-level and high-level to low-level output transition time	C _L = 50pF (Note 4)			10	ns
t _{THL}					10	ns
t _{PLH}	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				31	ns
t _{PHL}	High-level to low-level output propagation time (R _D - Q)				31	ns
t _{PHL}	High-level to low-level output propagation time (R _D - Q)				27	ns
t _{PLZ}	Low-level, high-level output disable time (OE - Q)	C _L = 5 pF (Note 4)			25	ns
t _{PHZ}	Low-level, high-level output disable time (OE - Q)	C _L = 5 pF (Note 4)			25	ns
t _{PZL}	Low-level, high-level output enable time (OE - Q)	C _L = 50pF (Note 4)			28	ns
t _{PZH}	Low-level, high-level output enable time (OE - Q)	C _L = 50pF (Note 4)			28	ns

QUADRUPLE 3-STATE D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

SWITCHING CHARACTERISTICS ($V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$)

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
f_{max}	Maximum clock frequency	$C_L = 50pF$ (Note 4)	2.0	5			4		MHz
			4.5	27			21		
			6.0	32			25		
t_{TLH}	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
t_{THL}	output transition time	$C_L = 50pF$ (Note 4)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
t_{PLH}	Low-level to high-level and high-level to low-level output propagation time (CK - Q)	$C_L = 50pF$ (Note 4)	2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
t_{PHL}	Low-level to high-level and high-level to low-level output propagation time (CK - Q)	$C_L = 50pF$ (Note 4)	2.0			175		221	ns
			4.5			35		44	
			6.0			30		37	
t_{PLH}	High-level to low-level output propagation time ($R_D - Q$)	$C_L = 50pF$ (Note 4)	2.0			225		284	ns
			4.5			45		57	
			6.0			38		48	
t_{PHL}	High-level to low-level output propagation time ($R_D - Q$)	$C_L = 150pF$ (Note 4)	2.0			225		284	ns
			4.5			45		57	
			6.0			38		48	
t_{PHL}	High-level to low-level output propagation time ($R_D - Q$)	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
t_{PHL}	High-level to low-level output propagation time ($R_D - Q$)	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
t_{PLZ}	Low-level, high-level output disable time ($OE - Q$)	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
t_{PHZ}	Low-level, high-level output enable time ($OE - Q$)	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
t_{PZL}	Low-level, high-level output disable time ($OE - Q$)	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
t_{PZH}	Low-level, high-level output enable time ($OE - Q$)	$C_L = 50pF$ (Note 4)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
t_{PZL}	Low-level, high-level output enable time ($OE - Q$)	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
t_{PZH}	Low-level, high-level output enable time ($OE - Q$)	$C_L = 150pF$ (Note 4)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
C_I	Input capacitance				10		10	pF	
C_O	Off-state output capacitance	$OE = V_{CC}$			15		15	pF	
C_{PD}	Power dissipation capacitance (Note 3)			45				pF	


Note 3 : C_{DP} is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip-flop)
 The power dissipated during operation under no-load conditions is calculated using the following formula:
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

QUADRUPLE 3-STATE D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

TIMING REQUIREMENTS ($V_{CC} = 2\sim 6V$, $T_a = -40\sim +85^\circ C$)

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
t_w	CK, R_D Clock pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
t_{su}	D, \overline{DE} setup time with respect to CK		2.0	100			126		ns
			4.5	20			25		
			6.0	17			21		
t_h	D, \overline{DE} hold time with respect to CK		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
t_{rec}	R_D recovery time with respect to CK		2.0	90			113		ns
			4.5	18			23		
			6.0	15			19		


Note 4 : Test Circuit



Parameter	SW 1	SW 2
t_{TLH}, t_{THL}	Open	Open
t_{PLH}, t_{PHL}	Closed	Open
t_{PLZ}	Open	Closed
t_{PZL}	Closed	Open
t_{PZH}	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%): $t_r = 6ns$, $t_f = 6ns$
- (2) The capacitance C_L includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES




6249827 MITSUBISHI (DGTL LOGIC)

91D 12849

D T-90-20




TYPE 14P4 14-PIN MOLDED PLASTIC DIP

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIP



Dimension in mm



MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12850 D.T-90-20



2933

G-02

1-52





MITSUBISHI ELECTRIC CO. TOKYO, JAPAN

MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES


6249827 MITSUBISHI (DGTL LOGIC)

91D 12851 D T-90.20




TYPE 20P2N 20PIN MOLDED PLASTIC SOP

Dimension in mm





TYPE 24P2 24PIN MOLDED PLASTIC SOP

Dimension in mm



6249827 MITSUBISHI (DGTL LOGIC)

91D 12853 D T90-20



MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12854 D T-90-20

