

# HM621664H/HM621864H Series Preliminary

65536-word × 16/18-bit High Speed CMOS Static RAM

The HM621664H/HM621864H is an asynchronous high speed static RAM organized as 64 kword × 16/18 bit. It realize high speed access time (15/17/20/25 ns) with employing 0.8 μm CMOS process and high speed circuit designing technology.

It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system.

The HM621664H/HM621864H is packaged in 400-mil 44-pin SOJ & TSOP-II for high density surface mounting.

## Features

- Single 5 V supply: 5 V ± 10%
- Access time 15/17/20/25 ns (max)
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Directly TTL compatible
  - All inputs and outputs
- 400-mil 44-pin SOJ & TSOP-II package
- Center  $V_{CC}$  and  $V_{SS}$  type pinout

## Ordering Information


Type No.	Access time	Package
HM621664HJP-15	15 ns	400-mil 44-pin plastic SOJ (CP-44D)
HM621664HJP-17	17 ns	
HM621664HJP-20	20 ns	
HM621664HJP-25	25 ns	
HM621664HLJP-15	15 ns	
HM621664HLJP-17	17 ns	
HM621664HLJP-20	20 ns	
HM621664HLJP-25	25 ns	
HM621864HJP-15	15 ns	
HM621864HJP-17	17 ns	
HM621864HJP-20	20 ns	
HM621864HJP-25	25 ns	
HM621864HLJP-15	15 ns	
HM621864HLJP-17	17 ns	
HM621864HLJP-20	20 ns	
HM621864HLJP-25	25 ns	
HM621664HTT-15	15 ns	400-mil 44-pin plastic TSOP-II normal bend type (TTP-44DE)
HM621664HTT-17	17 ns	
HM621664HTT-20	20 ns	
HM621664HTT-25	25 ns	
HM621664HLTT-15	15 ns	
HM621664HLTT-17	17 ns	
HM621664HLTT-20	20 ns	
HM621664HLTT-25	25 ns	
HM621864HTT-15	15 ns	
HM621864HTT-17	17 ns	
HM621864HTT-20	20 ns	
HM621864HTT-25	25 ns	
HM621864HLTT-15	15 ns	
HM621864HLTT-17	17 ns	
HM621864HLTT-20	20 ns	
HM621864HLTT-25	25 ns	

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

**HITACHI**


Pin Arrangement

HM621664HJP (SOJ)




(Top View)

HM621664HTT  
(Normal Bend TSOP-II)




(Top View)

HM621864HJP (SOJ)



(Top View)

HM621864HTT  
(Normal Bend TSOP-II)



(Top View)

3

---

## HM621664H/HM621864H Series

---

### Pin Description


#### Pin name

HM621664H	HM621864H	Function
A0 – A15	A0 – A15	Address
I/O1 – I/O8	I/O1 – I/O9	Input/output (lower byte)
I/O9 – I/O16	I/O10 – I/O18	Input/output (upper byte)
CS	CS	Chip select
LB	LB	Lower byte select
UB	UB	Upper byte select
WE	WE	Write enable
OE	OE	Output enable
V <sub>CC</sub>	V <sub>CC</sub>	Power supply
V <sub>SS</sub>	V <sub>SS</sub>	Ground
NC	NC	No connection

---

**HITACHI**

Block Diagram



3

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to $V_{SS}$	$V_{CC}$	-0.5 to +7.0	V
Voltage on any pin relative to $V_{SS}$	$V_T$	-0.5 <sup>1</sup> to $V_{CC} + 0.5$	V
Power dissipation	$P_T$	1.0 <sup>2</sup> / 1.5 <sup>3</sup>	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C
Storage temperature under bias	$T_{bias}$	-10 to +85	°C

Note: 1. -2.5 V for pulse width (under shoot)  $\leq$  10 ns  
 2. at still air condition  
 3. at air flow  $\geq$  1.0 m/s

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

## HM621664H/HM621864H Series

### Function Table

CS	OE	WE	LB	UB	V <sub>CC</sub> current	I/O (Lower byte)	I/O (Upper byte)	Ref. cycle
H	X	X	X	X	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	High-Z	—
L	H	H	X	X	I <sub>CC</sub>	High-Z	High-Z	—
L	L	H	L	L	I <sub>CC</sub>	Output	Output	Read cycle
L	L	H	L	H	I <sub>CC</sub>	Output	High-Z	Read cycle
L	L	H	H	L	I <sub>CC</sub>	High-Z	Output	Read cycle
L	L	H	H	H	I <sub>CC</sub>	High-Z	High-Z	—
L	X	L	L	L	I <sub>CC</sub>	Input	Input	Write cycle
L	X	L	L	H	I <sub>CC</sub>	Input	High-Z	Write cycle
L	X	L	H	L	I <sub>CC</sub>	High-Z	Input	Write cycle
L	X	L	H	H	I <sub>CC</sub>	High-Z	High-Z	—

Note: 1. X: H or L

### Recommended DC Operating Conditions (T<sub>a</sub> = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage <sup>2</sup>	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> + 0.5	V
	V <sub>IL</sub>	-0.5 <sup>*1</sup>	—	0.8	V

Note: 1. -2.0 V for pulse width (under stoot) ≤ 10 ns  
 2. The supply voltage with all V<sub>CC</sub> pins must be on the same level.  
 The supply voltage with all V<sub>SS</sub> pins must be on the same level.

**HITACHI**

## HM621664H/HM621864H Series

**DC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions	Notes
Input leakage current	$ I_{LI} $	—	—	2	$\mu\text{A}$	$V_{in} = V_{SS}$ to $V_{CC}$	
Output leakage current	$ I_{LO} $	—	—	2	$\mu\text{A}$	$V_{IO} = V_{SS}$ to $V_{CC}$	1
Operating power supply current	$I_{CC}$	—	190	260	$\text{mA}$	15 ns cycle	$\overline{CS} = V_{IL}$ , $I_{out} = 0\text{ mA}$ Other inputs $= V_{IH}/V_{IL}$
		—	175	240	$\text{mA}$	17 ns cycle	
		—	160	220	$\text{mA}$	20 ns cycle	
		—	145	200	$\text{mA}$	25 ns cycle	
Standby power supply current	$I_{SB}$	—	70	100	$\text{mA}$	15 ns cycle	$\overline{CS} = V_{IH}$ , Other inputs $= V_{IH}/V_{IL}$
		—	60	95	$\text{mA}$	17 ns cycle	
		—	50	90	$\text{mA}$	20 ns cycle	
		—	40	85	$\text{mA}$	25 ns cycle	
Standby power supply current (1)	$I_{SB1}$	—	—	2	$\text{mA}$	$V_{CC} \geq \overline{CS} \geq V_{CC} - 0.2\text{ V}$ ,	L-version
		—	—	0.1	$\text{mA}$	$0\text{ V} \leq V_{in} \leq 0.2\text{ V}$ or $V_{CC} \geq V_{in} \geq V_{CC} - 0.2\text{ V}$	
Output voltage	$V_{OL}$	—	—	0.4	$\text{V}$	$I_{OL} = 8\text{ mA}$	
	$V_{OH}$	2.4	—	—	$\text{V}$	$I_{OH} = -4\text{ mA}$	

Note: 1. Typical values are at  $V_{CC} = 5.0\text{ V}$ ,  $T_a = +25^\circ\text{C}$  and specified loading.

**Capacitance** ( $T_a = 25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$ )\*1

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	$C_{in}$	—	—	6	$\text{pF}$	$V_{in} = 0\text{ V}$
Input/output capacitance	$C_{IO}$	—	—	8	$\text{pF}$	$V_{IO} = 0\text{ V}$

Note: 1. This parameter is sampled and not 100% tested.

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300


3-83

# HM621664H/HM621864H Series

AC Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ , unless otherwise noted.)

## Test Conditions

- Input pulse levels:  $V_{SS}$  to 3.0 V
- Input rise and fall times: 3 ns
- Input and output timing reference levels: 1.5 V
- Output load: See figures



## Read Cycle


		HM621664H/HM621864H								
		-15		-17		-20		-25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read cycle time	$t_{RC}$	15	—	17	—	20	—	25	—	ns
Address access time	$t_{AA}$	—	15	—	17	—	20	—	25	ns
Chip select access time	$t_{ACS}$	—	15	—	17	—	20	—	25	ns
Output enable to output valid	$t_{OE}$	—	8	—	8	—	10	—	12	ns
Byte select to output valid	$t_{LB}$ , $t_{UB}$	—	8	—	8	—	10	—	12	ns
Output hold from address change	$t_{OH}$	5	—	5	—	5	—	5	—	ns
Chip select to output in low-Z	$t_{CLZ}$	3	—	3	—	3	—	3	—	ns
Output enable to output in low-Z	$t_{OLZ}$	1	—	1	—	1	—	1	—	ns
Byte select to output in low-Z	$t_{LBLE}$ , $t_{UBLZ}$	1	—	1	—	1	—	1	—	ns
Chip deselect to output in high-Z	$t_{CHZ}$	—	7	—	7	—	7	—	7	ns

**HITACHI**

## Read Cycle (cont)

		HM621664H/HM621864H								
		-15		-17		-20		-25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Output disable to output in high-Z	$t_{OHZ}$	—	7	—	7	—	7	—	7	ns
Byte deselect to output in high-Z	$t_{LBHZ}, t_{UBHZ}$	—	7	—	7	—	7	—	7	ns

## Read Timing Waveform \*3



- Notes:
1. Transition is measured  $\pm 200$  mV from steady state's voltage with Load (B). This parameter is sampled and not 100% tested.
  2. When  $\overline{CS}$ ,  $\overline{OE}$ , and  $\overline{LB}$  are low, Dout (lower byte) is low impedance.  
When  $\overline{CS}$ ,  $\overline{OE}$ , and  $\overline{UB}$  are low, Dout (upper byte) is low impedance.
  3. WE is high for read cycle.

**HITACHI**

3


## HM621664H/HM621864H Series

### Write Cycle

Parameter	Symbol	HM621664H/HM621864H								Unit
		-15		-17		-20		-25		
		Min	Max	Min	Max	Min	Max	Min	Max	
Write cycle time	$t_{WC}$	15	—	17	—	20	—	25	—	ns
Address valid to end of write	$t_{AW}$	12	—	12	—	15	—	20	—	ns
Chip select to end of write	$t_{CW}$	10	—	10	—	12	—	15	—	ns
Write pulse width	$t_{WP}$	10	—	10	—	12	—	15	—	ns
Byte select to end of write	$t_{LBW}, t_{UBW}$	10	—	10	—	12	—	15	—	ns
Address setup time	$t_{AS}$	0	—	0	—	0	—	0	—	ns
Write recovery time	$t_{WR}$	0	—	0	—	0	—	0	—	ns
Data to write time overlap	$t_{DW}$	8	—	8	—	10	—	12	—	ns
Data hold from write time	$t_{DH}$	0	—	0	—	0	—	0	—	ns
Write disable to output in low-Z	$t_{OW}$	3	—	3	—	3	—	3	—	ns
Write enable to output in high-Z	$t_{WHZ}$	—	7	—	7	—	7	—	7	ns

**HITACHI**


Write Timing Waveform (1) ( $\overline{WE}$  Controlled)




HITACHI

# HM621664H/HM621864H Series

## Write Timing Waveform (2) ( $\overline{CS}$ Controlled)



## Write Timing Waveform (3) ( $\overline{LB}$ , $\overline{UB}$ Controlled)



- Notes:
1. Transition is measured  $\pm 200$  mV from high impedance state's voltage with Load (B). This parameter is sampled and not 100% tested.
  2.  $\overline{WE}$  must be high during address transition except when the device is disabled with  $\overline{CS}$ ,  $\overline{LB}$ , or  $\overline{UB}$ .
  3. If  $\overline{CS}$ ,  $\overline{OE}$ ,  $\overline{LB}$ , and  $\overline{UB}$  are low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
  4. If the  $\overline{CS}$  or  $\overline{LB}$  or  $\overline{UB}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, output remains a high impedance state.

**HITACHI**


**Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )**

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$V_{CC} \geq \overline{CS} \geq V_{CC} - 0.2 \text{ V}$ ,
Data retention current	$I_{CCDR}$	—	2	$50^{\cdot 1}$	$\mu\text{A}$	$V_{CC} \geq V_{in} \geq V_{CC} - 0.2 \text{ V}$ or
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	$0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$
Operation recovery time	$t_R$	5	—	—	ms	

Note: 1.  $V_{CC} = 3.0 \text{ V}$

**Low  $V_{CC}$  Data Retention Timing Waveform**



**3**