



DESCRIPTION

The 8288 Divide by Twelve Counter is a four-bit subsystem consisting of divide by two and divide by six counters in a 14 pin package. For Divide-by-Twelve operation, output A is connected externally to the clock 2 input.


The 8288 has strobed paralleled data entry capability so that the counter may be preset to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at a "0" level. For additional flexibility, the 8288 is provided with a common reset. A "0" on the reset line produces "0" at all four outputs.

The counting operation is performed on the falling (negative going) edge of the input clock pulse, however, there is no restriction on transition time since the individual binaries are level sensitive. The data strobe and reset functions are asynchronous with respect to the clock.

PIN CONFIGURATION



LOGIC DIAGRAM




TRUTH TABLE

OUTPUT				
Count	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1

SWITCHING CHARACTERISTICS $T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		MIN	TYP	MAX	
t_{on} Turn-on delay time Clock mode Data/strobe	Bit A,B,C,D		15	25	ns
			20	35	
t_{off} Turn-off time Clock mode Data/strobe	Bit A,B,C,D		15	25	ns
			25	40	
Toggle rate		20	25		MHz
t_{hold} Hold time Strobe Reset	$V_{IN} = 0.8\text{V}; \text{Reset} = 2\text{V};$				
	Clock 1 = 2V; Clock 2 = Output A	25	35		ns
	Data strobe = 2V; $V_{IN} = 0.8\text{V};$ Clock 1 = 2V; Clock 2 = Output A	20	35		ns
$t_{release}$ Release time Strobe Reset			30	40	ns
			50	75	



AC WAVEFORMS





10910

AC TEST FIGURES AND WAVEFORMS

TOGGLE RATE





DATA/STROBE t_{on} t_{off}





CLOCK MODE t_{on}/t_{off} DELAY

- t_{on} and t_{off} are measured from the clock input of each binary to the Q output of that binary.
- Each Q output will be loaded with the following load circuit:




STROBE HOLD TIME



NOTES:

- All resistor values are in ohms.
- All capacitance values are in picofarads and include jig and probe capacitance.

AC TEST FIGURES AND WAVEFORMS (CONT'D)





PRESETTABLE HIGH SPEED DECADE/BINARY COUNTER

SPEED/PACKAGE AVAILABILITY

8290, 8291 A,F,W
 82S90, 82S91 A,F

PIN CONFIGURATION



PIN DESIGNATIONS

CP1	Clock input to counter first stage (active low going edge)
CP2	Clock input to counter last three stages (active low going edge)
DS	Data Strobe Input for enabling data entry (active low)
RS	Reset Input for resetting all stages and outputs to zero (active low)
DA, DB, DC, DD	Data Inputs
AO, BO, CO, DO	Data Outputs