



Four Bit Universal Shift Register

**ELECTRICALLY TESTED PER:
5962-8751101**

The 10H541 is a four-bit universal shift register. This device is a functional/pin-out duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Shift frequency, 250 MHz min
- 610 mW Max/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

PIN ASSIGNMENTS

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION C)
V _{CC1}	1	5	2	GND
Q ₂	2	6	3	51 Ω to V _{TT}
Q ₃	3	7	4	51 Ω to V _{TT}
C	4	8	5	CP1
DR	5	9	7	OPEN
D ₃	6	10	8	GND
S ₂	7	11	9	OPEN
V _{EE}	8	12	10	V _{EE}
D ₂	9	13	12	GND
S ₁	10	14	13	OPEN
D ₁	11	15	14	GND
D ₀	12	16	15	GND
DL	13	1	17	OPEN
Q ₀	14	2	18	51 Ω to V _{TT}
Q ₁	15	3	19	51 Ω to V _{TT}
V _{CC2}	16	4	20	GND

BURN - IN CONDITIONS:

V_{TT} = - 2.0 V MAX/ - 2.2 V MIN

V_{EE} = - 5.7 V MAX/ - 5.2 V MIN

TRUTH TABLE

SELECT		OPERATING MODE	OUTPUTS			
S ₁	S ₂		Q _{0n+1}	Q _{1n+1}	Q _{2n+1}	Q _{3n+1}
L	L	Parallel Entry	D ₀	D ₁	D ₂	D ₃
L	H	Shift Right *	Q _{1n}	Q _{2n}	Q _{3n}	DR
H	L	Shift Left *	DL	Q _{0n}	Q _{1n}	Q _{2n}
H	H	Stop Shift	Q _{0n}	Q _{1n}	Q _{2n}	Q _{3n}

* Outputs as exist after pulse at "C" input conditions as shown, (Pulse = Positive transition of the clock input.).

Military 10H541




AVAILABLE AS


- 1) JAN: N/A
 - 2) SMD: 5962-8751101
 - 3) 883: 10H541/BXAJC
- X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: E
CERFLAT: F
LCC: 2

The letter "M" appears before the slash on LCC.




LOGIC DIAGRAM



2

SWITCHING TEST CIRCUIT




NOTES

1. Unused outputs should be loaded 100 Ω to ground.
2. Length of Coax_A and Coax_B should be equal for equal time delay.
3. 2:1 divider maybe used.
4. $t_r = t_f = 1.0 \text{ ns} \pm 0.1 \text{ ns}$ (20% to 80%)

Figure 1. Switching Test Circuit and Waveforms

10H541



NOTES

1. V_{IN} has the following characteristics:

- a) pulse width ≥ 20 ns.
- b) frequency = 2.0 MHz.
- c) t_r and $t_f = 1.0$ ns ± 0.1 ns (20% - 80%).

Figure 2. Switching Test Circuit Waveforms

10H541 QUIESCENT LIMIT TABLE *

*** ELECTRICAL CHARACTERISTICS**

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear is maintained. Outputs are terminated through a 100 Ω resistor to -2.0 volts.

Test Temperature	Test Voltage Values (Volts)									
	V _{IH1}	V _{IL1}	V _{IH2}	V _{IL2}	PS1	PS2	VEEL	VEE1	VEE2	VEE2
T _A = 25 °C	-0.78	-1.95	-1.11	-1.480	+1.11	+0.31	-2.94	-5.46	-4.94	-4.94
T _A = 125 °C	-0.65	-1.95	-0.96	-1.465	+1.24	+0.36	-2.94	-5.46	-4.94	-4.94
T _A = -55 °C	-0.84	-1.95	-1.16	-1.510	+1.01	+0.28	-2.94	-5.46	-4.94	-4.94

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW							
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments V _{CC} = 0 V, Output Load = 100 Ω to -2.0 V							
		Subgroup 1 Min	Subgroup 1 Max	Subgroup 2 Min	Subgroup 2 Max	Subgroup 3 Min	Subgroup 3 Max		V _{IH1}	V _{IL1}	V _{EE2}	V _{EE1}	V _{CC}	P.U.T.		
V _{OH}	High Output Voltage	-1.01	-0.78	-0.86	-0.65	-1.06	-0.84	V	4, 6, 9, 11, 12	4		8	1, 16	2, 3, 14, 15		
V _{OL}	Low Output Voltage	-1.95	-1.58	-1.95	-1.565	-1.95	-1.61	V	4	4, 6, 9, 11, 12		8	1, 16	2, 3, 14, 15		
V _{OL1}	Low Output Voltage	-1.95	-1.58	-1.95	-1.565	-1.95	-1.61	V				8	1, 16	2 - 4, 13 - 15		
V _{OH1}	High Output Voltage	-1.01	-0.78	-0.86	-0.65	-1.06	-0.84	V				8	1, 16	2 - 4, 13 - 15		
I _{IH1}	Input Current High		255		405		405	μA	5, 6, 9, 11 - 13			8	1, 16	5, 6, 9, 11 - 13		
I _{IH2}	Input Current High		260		415		415	μA	7, 10			8	1, 16	7, 10		
I _{IH3}	Input Current High		320		510		510	μA	4			8	1, 16	4		
I _{IL}	Input Current Low	0.5		0.3		0.5		μA		4 - 7, 9 - 13	8		1, 16	4 - 7, 9 - 14		
I _{EE}	Power Supply	-102		-112		-112		mA				8	1, 16	8		

10H541 QUIESCENT LIMIT TABLE *

* ELECTRICAL CHARACTERISTICS

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear is maintained. Outputs are terminated through a 100 Ω resistor to -2.0 volts.

Test Temperature	Test Voltage Values (Volts)									
	V _{IH1}	V _{IL1}	V _{IH2}	V _{IL2}	PS1	PS2	VEEL	VEE1	VEE2	VEE3
T _A = 25 °C	-0.78	-1.95	-1.11	-1.480	+1.11	+0.31	-2.94	-5.46	-4.94	-4.94
T _A = 125 °C	-0.85	-1.95	-0.96	-1.465	+1.24	+0.36	-2.94	-5.46	-4.94	-4.94
T _A = -55 °C	-0.84	-1.95	-1.16	-1.510	+1.01	+0.28	-2.94	-5.46	-4.94	-4.94

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW					
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments V _{CC} = 0 V, Output Load = 100 Ω to GND					
		Subgroup 9	Subgroup 10	Subgroup 10	Subgroup 11	Subgroup 11	Subgroup 11		V _{IN}	V _{OUT}	V _{CC}	VEEL	P.U.T.	
t _{RLH}	Rise Time	0.7	2.0	0.7	2.2	0.7	1.7	ns	4, 6, 9, 11, 12	2, 3, 14, 15	1, 16	8	2, 3, 14, 15	
t _{FHL}	Fall Time	0.7	2.0	0.7	2.2	0.7	1.7	ns	4, 6, 9, 11, 12	2, 3, 14, 15	1, 16	8	2, 3, 14, 15	
t _{PLH}	Propagation Delay	1.0	1.9	1.1	2.1	1.0	2.0	ns	4, 6, 9, 11, 12	2, 3, 14, 15	1, 16	8	2, 3, 14, 15	
t _{PHL}	Propagation Delay	1.0	1.9	1.1	2.1	1.0	2.0	ns	4, 6, 9, 11, 12	2, 3, 14, 15	1, 16	8	2, 3, 14, 15	
t _{Setup}	Setup Time Data Inputs	1.5		1.5		1.5		ns	4, 6, 9, 11, 12	2, 3, 14, 15	1, 16	8	2, 3, 14, 15	
t _{hold}	Hold Time Data Input	1.0		1.0		1.0		ns	4, 6, 9, 11, 12	2, 3, 14, 15	1, 16	8	2, 3, 14, 15	
t _{Setup}	Setup Time Select Input	3.0		3.0		3.0		ns	4, 7, 10, 12	3, 14	1, 16	8	2, 3, 14, 15	
t _{hold}	Hold Time Select Inputs	1.0		1.0		1.0		ns	4, 7, 10, 12	3, 14	1, 16	8	2, 3, 14, 15	
t _{freq}	Toggle Frequency	250		250		250		MHz	4, 12	4	1, 16	8	14	