

TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

16,777,216-WORD ×4-BIT EDO (HYPER PAGE) DYNAMIC RAM

DESCRIPTION

The TC5164(5)405AJ/AFT/AJS/AFTS is an EDO (hyper page) dynamic RAM organized as 16,777,216 words by 4 bits. TC5164(5)405AJ/AFT/AJS/AFTS utilizes TOSHIBA's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC5164(5)405AJ/AFT/AJS/AFTS to be packaged in either a 32-pin plastic SOJ or a 32-pin plastic TSOP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. Other features include a single power supply of $3.3V \pm 0.3V$ tolerance and direct interfacing with high performance logic families such as LVTTTL.

FEATURES

- 16,777,216-word by 4-bit organization
- Fast access time and cycle time
- Single power supply of $3.3V \pm 0.3V$ with a built-in V_{BB} generator
- Low power dissipation (max)
 - Operating : 396mW (TC5164405AJ/AFT/AJS/AFTS-40)
 - 324mW (TC5164405AJ/AFT/AJS/AFTS-50)
 - 576mW (TC5165405AJ/AFT/AJS/AFTS-40)
 - 468mW (TC5165405AJ/AFT/AJS/AFTS-50)
 - Standby : 1.8mW
 - 1.08mW (S-version)
- Outputs unlatched at cycle end, allowing two-dimensional chip selection
- Read-Modify-Write and EDO (Hyper Page mode) capability
- All inputs and outputs LVTTTL-compatible
- Packages
 - AJ/AJS : SOJ32-P-400-1.27B, 1.27 grams
 - AFT/AFTS : TSOP II 32-P-400-1.27B, 0.50grams

		TC5164(5)405 AJ/AFT/AJS/AFTS	
		-40	-50
t_{RAC}	RAS Access Time	40ns	50ns
t_{AA}	Column Address Access Time	20ns	25ns
t_{CAC}	CAS Access Time	11ns	13ns
t_{RC}	Cycle Time	69ns	84ns
t_{HPC}	Hyper Page Mode Cycle Time	16ns	20ns

Part No.	Row Add.	Col. Add.	Refresh	Refresh Cycle
TC5164405AJ/AFT	A0 to A12	A0 to A10	CAS-before-RAS refresh, Hidden refresh	4096/64 ms
TC5165405AJ/AFT	A0 to A11	A0 to A11	RAS-Only refresh, CAS-before-RAS refresh, Hidden refresh	
TC5164405AJS/AFTS (S-version)	A0 to A12	A0 to A10	CAS-before-RAS refresh, Hidden refresh, Self-refresh	4096/128 ms
TC5165405AJS/AFTS (S-version)	A0 to A11	A0 to A11	RAS-Only refresh, CAS-before-RAS refresh, Hidden refresh, Self-refresh	


961001EBA1

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

TC5164405AJ/AFT/AJS/AFTS


PIN ASSIGNMENT (TOP VIEW)

PIN NAMES



A0 to A12	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
OE	Output Enable
I/O1 to I/O4	Data Input/Output
V _{CC}	Power (+ 3.3V)
V _{SS}	Ground
NC	No Connection


BLOCK DIAGRAM



TC5165405AJ/AFT/AJS/AFTS


PIN ASSIGNMENT (TOP VIEW)

PIN NAMES



A0 to A11	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
OE	Output Enable
I/O1 to I/O4	Data Input/Output
V _{CC}	Power (+ 3.3V)
V _{SS}	Ground
NC	No Connection

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT	NOTES
Input Voltage	V_{IN}	- 0.3 to $V_{CC} + 0.3$	V	1
Output Voltage	V_{OUT}	- 0.3 to $V_{CC} + 0.3$	V	1
Power Supply Voltage	V_{CC}	- 0.3 to 4.6	V	1
Operating Temperature	T_{OPR}	0 to 70	°C	1
Storage Temperature	T_{STG}	- 55 to 150	°C	1
Soldering Temperature (10 s)	T_{SOLDER}	260	°C	1
Power Dissipation	P_D	1.0	W	1
Short Circuit Output Current	I_{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0$ to 70°C)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT	NOTES
V_{CC}	Supply Voltage	3.0	3.3	3.6	V	2
V_{IH}	Input High Voltage	2.0	-	$V_{CC} + 0.3^*$	V	2
V_{IL}	Input Low Voltage	- 0.3**	-	0.8	V	2

* $V_{CC} + 1.2\text{V}$ at pulse width $\leq 20\text{ns}$ (pulse width is measured at V_{CC})

** $- 1.2\text{V}$ at pulse width $\leq 20\text{ns}$ (pulse width is measured at V_{SS})

CAPACITANCE ($V_{CC} = 3.3\text{V} \pm 0.3\text{V}$, $f = 1\text{ MHz}$, $T_a = 0$ to 70°C)

SYMBOL	PARAMETER	MIN	MAX	UNIT
C_{I1}	Input Capacitance (Address)	-	5	pF
C_{I2}	Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$)	-	7	pF
C_O	I/O Capacitance (I/O1 to I/O4)	-	7	pF

DC CHARACTERISTICS ($V_{CC} = 3.3V \pm 0.3V$, $T_a = 0$ to $70^\circ C$)

SYMBOL	PARAMETER	MIN	MAX	UNIT	NOTES	
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC \text{ min}}$)	TC5164405AJ/AFT/AJS/AFTS-40	-	110	mA	3, 4, 5
		TC5164405AJ/AFT/AJS/AFTS-50	-	90		
		TC5165405AJ/AFT/AJS/AFTS-40	-	160		
		TC5165405AJ/AFT/AJS/AFTS-50	-	130		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS} = \overline{CAS} = V_{IH}$)	-	1	mA		
I _{CC3}	\overline{RAS} -ONLY REFRESH CURRENT Average Power Supply Current, \overline{RAS} -Only Mode (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$; $t_{RC} = t_{RC \text{ min}}$)	TC5165405AJ/AFT/AJS/AFTS-40	-	160	mA	3, 5
		TC5165405AJ/AFT/AJS/AFTS-50	-	130		
I _{CC4}	HYPER PAGE MODE CURRENT Average Power Supply Current, Hyper Page Mode ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{HPC} = t_{HPC \text{ min}}$)	TC5164405AJ/AFT/AJS/AFTS-40	-	115	mA	3, 4, 5
		TC5164405AJ/AFT/AJS/AFTS-50	-	95		
		TC5165405AJ/AFT/AJS/AFTS-40	-	120		
		TC5165405AJ/AFT/AJS/AFTS-50	-	100		
I _{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	-	500 300 (S-version)	μA		
I _{CC6}	\overline{CAS} -BEFORE- \overline{RAS} REFRESH CURRENT Average Power Supply Current, \overline{CAS} -before- \overline{RAS} Mode (\overline{RAS} , \overline{CAS} Cycling: $t_{RC} = t_{RC \text{ min}}$)	TC5164405AJ/AFT/AJS/AFTS-40	-	160	mA	3, 5
		TC5164405AJ/AFT/AJS/AFTS-50	-	130		
		TC5165405AJ/AFT/AJS/AFTS-40	-	160		
		TC5165405AJ/AFT/AJS/AFTS-50	-	130		
I _{CC7}	BATTERY BACK-UP CURRENT Average Power Supply Current, Battery Back-up Mode (\overline{RAS} Cycling, $\overline{CAS} = \overline{CAS}$ -before- \overline{RAS} Cycling or 0.2V, \overline{OE} , \overline{WE} , Address = $V_{CC} - 0.2V$ or 0.2V, I/O1 to I/O4 = $V_{CC} - 0.2V$, 0.2V or Hi-Z: $t_{RC} = 31.2\mu s$ $t_{RAS} = t_{RAS \text{ min}}$ to 300ns)	-	550 (S-version)	μA		
I _{CC8}	SELF-REFRESH CURRENT Average Power Supply Current, Self-Refresh Mode ($\overline{RAS} = \overline{CAS} = V_{IL}$, \overline{OE} , \overline{WE} , Address = $V_{CC} - 0.2V$ or 0.2V, I/O1 to I/O4 = $V_{CC} - 0.2V$, 0.2V or Hi-Z)	-	450 (S-version)	μA		
I _{I (L)}	INPUT LEAKAGE CURRENT Input Leakage Current, Any Input ($0V \leq V_{IN} \leq V_{CC}$, All Other Pins Not under Test = 0V)	- 10	10	μA		
I _{O (L)}	OUTPUT LEAKAGE CURRENT (D _{OUT} Is Disabled, $0V \leq V_{OUT} \leq V_{CC}$)	- 10	10	μA		
V _{OH}	OUTPUT LEVEL Output H Level Voltage ($I_{OUT} = -2mA$)	2.4	-	V		
V _{OL}	OUTPUT LEVEL Output L Level Voltage ($I_{OUT} = 2mA$)	-	0.4	V		

AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

($V_{CC} = 3.3V \pm 0.3V$, $T_a = 0$ to $70^\circ C$) (Notes 6, 7, 8)

SYMBOL	PARAMETER	TC5164(5)405AJ/AFT/AJS/AFTS				UNIT	NOTES
		-40		-50			
		MIN	MAX	MIN	MAX		
t_{RC}	Random Read-or-Write Cycle Time	69	-	84	-	ns	
t_{RMW}	Read-Modify-Write Cycle Time	92	-	111	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	40	-	50	ns	9, 14, 15
t_{CAC}	Access Time from \overline{CAS}	-	11	-	13	ns	9, 14
t_{AA}	Access Time from Column Address	-	20	-	25	ns	9, 15
t_{CPA}	Access Time from \overline{CAS} Precharge	-	22	-	28	ns	9
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	-	0	-	ns	
t_{OFF}	Output Buffer Turn-off Delay	0	11	0	13	ns	10, 16
t_T	Transition Time (Rise and Fall)	1	50	1	50	ns	8
t_{RP}	\overline{RAS} Precharge Time	25	-	30	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	40	10,000	50	10,000	ns	
t_{RASP}	\overline{RAS} Pulse Width (Hyper Page Mode)	40	100,000	50	100,000	ns	
t_{RSH}	\overline{RAS} Hold Time	6	-	8	-	ns	
t_{RHCP}	\overline{RAS} Hold Time from \overline{CAS} Precharge (Hyper Page Mode)	22	-	28	-	ns	
t_{CSH}	\overline{CAS} Hold Time	30	-	35	-	ns	
t_{CAS}	\overline{CAS} Pulse Width	6	10,000	8	10,000	ns	
t_{RCD}	\overline{RAS} -to- \overline{CAS} Delay Time	10	29	12	37	ns	14
t_{RAD}	\overline{RAS} -to-Column-Address Delay Time	8	20	10	25	ns	15
t_{CRP}	\overline{CAS} -to- \overline{RAS} Precharge Time	5	-	5	-	ns	
t_{CP}	\overline{CAS} Precharge Time	6	-	8	-	ns	
t_{ASR}	Row Address Set up Time	0	-	0	-	ns	
t_{RAH}	Row Address Hold Time	6	-	8	-	ns	
t_{ASC}	Column Address Set up Time	0	-	0	-	ns	
t_{CAH}	Column Address Hold Time	6	-	8	-	ns	
t_{RAL}	Column-Address-to- \overline{RAS} Lead Time	20	-	25	-	ns	
t_{RCS}	Read Command Set up Time	0	-	0	-	ns	
t_{RCH}	Read Command Hold Time	0	-	0	-	ns	11
t_{RRH}	Read Command Hold Time Referenced to \overline{RAS}	0	-	0	-	ns	11
t_{WCH}	Write Command Hold Time	6	-	8	-	ns	
t_{WPL}	Write Command Pulse Width	6	-	8	-	ns	
t_{RWL}	Write-Command-to- \overline{RAS} Lead Time	6	-	8	-	ns	
t_{CWL}	Write-Command-to- \overline{CAS} Lead Time	6	-	8	-	ns	
t_{DS}	Data Set up Time	0	-	0	-	ns	12
t_{DH}	Data Hold Time	6	-	8	-	ns	12

AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

(Continued)

SYMBOL	PARAMETER	TC5164(5)405AJ/AFT/AJS/AFTS				UNIT	NOTES
		-40		-50			
		MIN	MAX	MIN	MAX		
t _{REF}	Refresh Period	-	64	-	64	ms	
		-	128 (S-version)	-	128 (S-version)		
t _{WCS}	Write Command Set up Time	0	-	0	-	ns	13
t _{CWD}	$\overline{\text{CAS}}$ -to- $\overline{\text{WE}}$ Delay Time	26	-	30	-	ns	13
t _{RWD}	$\overline{\text{RAS}}$ -to- $\overline{\text{WE}}$ Delay Time	55	-	67	-	ns	13
t _{AWD}	Column-Address-to- $\overline{\text{WE}}$ Delay Time	35	-	42	-	ns	13
t _{CPWD}	$\overline{\text{CAS}}$ -Precharge-to- $\overline{\text{WE}}$ Delay Time	37	-	45	-	ns	13
t _{CSR}	$\overline{\text{CAS}}$ Set up Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Cycle)	5	-	5	-	ns	
t _{CHR}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Cycle)	6	-	8	-	ns	
t _{RPC}	$\overline{\text{RAS}}$ -to- $\overline{\text{CAS}}$ Precharge Time	5	-	5	-	ns	
t _{ROH}	$\overline{\text{RAS}}$ Hold Time Referenced to $\overline{\text{OE}}$	6	-	8	-	ns	
t _{OEA}	$\overline{\text{OE}}$ Access Time	-	11	-	13	ns	9
t _{OED}	$\overline{\text{OE}}$ -to-Data Delay	11	-	13	-	ns	
t _{OLZ}	$\overline{\text{OE}}$ to Output in Low-Z	0	-	0	-	ns	
t _{OEZ}	Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	0	11	0	13	ns	10
t _{OEH}	$\overline{\text{OE}}$ Command Hold Time	6	-	8	-	ns	
t _{ODS}	Output Disable Set up Time	0	-	0	-	ns	
t _{WRP}	$\overline{\text{WE}}$ -to- $\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Cycle)	5	-	5	-	ns	
t _{WRH}	$\overline{\text{WE}}$ -to- $\overline{\text{RAS}}$ Hold Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Cycle)	6	-	8	-	ns	
t _{RNCD}	$\overline{\text{RAS}}$ -to-Next- $\overline{\text{CAS}}$ Delay Time (Hyper Page Mode)	40	-	50	-	ns	
t _{HPC}	Hyper Page Mode Cycle Time	16	-	20	-	ns	
t _{HPRWC}	Hyper Page Mode Read-Modify-Write Cycle Time	47	-	57	-	ns	
t _{COH}	Output Data Hold Time	5	-	5	-	ns	
t _{REZ}	Output Buffer Turn-off Delay from $\overline{\text{RAS}}$	0	11	0	13	ns	10, 16
t _{WEZ}	Output Buffer Turn-off Delay from $\overline{\text{WE}}$	0	11	0	13	ns	10
t _{WED}	$\overline{\text{WE}}$ -to-Data Delay	11	-	13	-	ns	
t _{OE}	$\overline{\text{OE}}$ Pulse Width	11	-	13	-	ns	
t _{OEP}	$\overline{\text{OE}}$ Precharge Time	6	-	8	-	ns	
t _{CPO}	$\overline{\text{CAS}}$ -to- $\overline{\text{OE}}$ Precharge Time	5	-	5	-	ns	
t _{OCH}	$\overline{\text{CAS}}$ Hold Time Referenced to $\overline{\text{OE}}$	6	-	8	-	ns	
t _{RASS}	$\overline{\text{RAS}}$ Pulse Width ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Self-Refresh) (S-version only)	100	-	100	-	μs	
t _{RPS}	$\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Self-Refresh) (S-version only)	69	-	84	-	ns	
t _{CHS}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Self-Refresh) (S-version only)	-50	-	-50	-	ns	

NOTES:

1. Conditions outside the limits listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} and I_{CC6} depend on the cycle rate.
4. I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. The address can be changed once at most while $\overline{RAS}=V_{IL}$. In the case of I_{CC4} , it can be changed once at most during a Hyper Page Mode cycle (t_{HPC}).
6. An initial pause of 200 μ s is required after power-up, followed by a minimum of eight \overline{CAS} -before- \overline{RAS} Refresh cycles before proper device operation is achieved.
7. AC measurements assume $t_T=2$ ns.
8. V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Also, transition times are measured between the V_{IH} and V_{IL} levels.
9. This is measured with a load equivalent to 100pF at $V_{OH} = 2.0$ V ($I_{OUT} = -2$ mA), $V_{OL} = 0.8$ V ($I_{OUT} = 2$ mA).
10. t_{OFF} (max), t_{OEZ} (max), t_{REZ} (max) and t_{WEZ} (max) define the time at which the output goes open circuit and are not referenced to output voltage levels.
11. Either t_{RCH} or t_{RRH} must be satisfied for a Read cycle.
12. These parameters are referenced to the leading edge of \overline{CAS} in Early Write cycles and to the leading edge of \overline{WE} in Read-Modify-Write cycles.
13. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an Early Write cycle and the Data-out pin will remain open circuit (high impedance) throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$ and $t_{CPWD} \geq t_{CPWD}(\text{min})$ (Hyper Page mode), the cycle is a Read-Modify-Write cycle and the data output will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the data output (at access time) is indeterminate.
14. Operation within the $t_{RCD}(\text{max})$ limit ensures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then the access time is determined by t_{CAC} .
15. Operation within the $t_{RAD}(\text{max})$ limit ensures that $t_{RAC}(\text{max})$ can be met. $t_{RAD}(\text{max})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then the access time is determined by t_{AA} .
16. If \overline{RAS} goes high before \overline{CAS} goes high, the output goes open circuit when \overline{CAS} goes high (t_{OFF}). If \overline{CAS} goes high before \overline{RAS} goes high, the output goes open circuit when \overline{RAS} goes high (t_{REZ}).

DATA-OUT HI-Z CONTROL LOGIC


RAS	CAS	OE	WE	Timing Specification
H		L	H	t _{OFF}
	H	L	H	t _{REZ}
L	L		H	t _{OEZ}
L	H	L		t _{WEZ}

DATA-OUT LO-Z CONTROL LOGIC

RAS	CAS	OE	WE	Timing Specification
L		L	H	t _{CLZ}
L	L		H	t _{OLZ}
L	L		H	t _{OLZ}

CAUTION


The WCBR (\overline{WE} , \overline{CAS} -before- \overline{RAS}) timing shown below is not allowed during normal operation, such as during Read, Write and Refresh operations. When WCBR is input, a malfunction may occur due to the change in internal circuit operation status.




WCBR timing

TIMING DIAGRAMS



READ CYCLE




\overline{OE} -CONTROLLED READ CYCLE



Note: $D_{IN} = \text{Hi-Z}$

 : H or L
 : Invalid Data


WRITE CYCLE (EARLY WRITE)



Note: $D_{OUT} = Hi-Z$

 : H or L


\overline{OE} -CONTROLLED WRITE CYCLE




Note: $D_{OUT} = \text{Hi-Z}$

: H or L

READ-MODIFY-WRITE CYCLE




HYPER PAGE MODE READ CYCLE




Note: D_{IN} = Hi-Z

▨ : H or L
 ▩ : Invalid Data


HYPER PAGE MODE WRITE CYCLE (EARLY WRITE)




HYPER PAGE MODE READ-MODIFY-WRITE CYCLE




HYPER PAGE MODE READ-WRITE MIXED CYCLE




RAS-ONLY REFRESH CYCLE (TC5165405AJ/AFT/AJS/AFTS only)



CAS-BEFORE-RAS REFRESH CYCLE




HIDDEN REFRESH CYCLE (READ)



Note: $D_{IN} = \text{Hi-Z}$

- : H or L
- : Invalid Data


HIDDEN REFRESH CYCLE (WRITE)



Note: $D_{OUT} = \text{Hi-Z}$

: H or L

CAS-BEFORE-RAS SELF-REFRESH CYCLE (S-version only)




Note: D_{IN} , $\overline{\text{OE}}$ and Address = H or L

 : H or L

PACKAGE DIMENSIONS (SOJ32 - P - 400 - 1.27B)

Unit: mm



PACKAGE DIMENSIONS (TSOPII 32 - P - 400 - 1.27B)

Unit: mm

