

8085AH

8-Bit Microprocessor

DISTINCTIVE CHARACTERISTICS


- Complete 8-bit parallel CPU
- On-chip system controller; advanced cycle status information available for large system control
- Four vectored interrupts (one is non-maskable)
- On-chip clock generator (with external crystal, LC or R/C network)
- Serial in/serial out port
- Decimal, binary and double precision arithmetic
- Direct addressing capability to 64K bytes of memory
- 1.3 μ s instruction cycle (8085AH)
- 0.8 μ s instruction cycle (8085AH-2)
- 100% software compatible with 8080A
- Single +5V power supply

GENERAL DESCRIPTION

The 8085AH is a new generation, complete 8-bit parallel central processing unit (CPU). Its instruction set is 100% software compatible with the 8080A microprocessor. Specifically, the 8085AH incorporates all of the features that the 8224 (clock generator) and 8228 (system controller) provided for the 8080A. The 8085AH-2 is a faster version of the 8085AH. The 8085AH is a 3MHz CPU with 10% supply tolerances and lower power consumption.

The 8085AH uses a multiplexed Data Bus. The address is split between the 8-bit address bus and the 8-bit data bus. The on-chip address latches of 8155H/56H memory products allow a direct interface with 8085AH. The 8085AH components, including various timing compatible support chips, allow system speed optimization.


BLOCK DIAGRAM



BD003790

04125A

CONNECTION DIAGRAM
Top View
D-40, P-40




CD005563

Note: Pin 1 is marked for orientation

Figure 1.

ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Combinations	
8085A 8085AB 8085AH 8085AHB	P, D, ID
8085A-2 8085A-2B 8085AH-2 8085AH-2B 8085AH-1 8085AH-1B	P, D
8085AH	/BQA

Valid Combinations

Consult the local AMD sales office to confirm availability of specific valid combinations, check for newly released valid combinations and/or obtain additional data on AMD's standard military grade product.

PIN DESCRIPTION

Pin No.	Name	I/O	Description															
21-28	A8-A15	O	Address Bus. The most significant eight bits of the memory address or the eight bits of the I/O address, 3-stated during Hold and Halt modes and during RESET.															
12-19	AD0-AD7	I/O	Multiplexed Address/Data Bus. Lower eight bits of the memory address (or I/O address), appears on the bus during the first clock cycle of a machine cycle. It then becomes the data bus during the second and third clock cycles. Three-stated during Hold and Halt modes.															
30	ALE	O	Address Latch Enable. It occurs during the first clock cycle of a machine cycle and enables the address to get latched into the on-chip latch of peripherals. The falling edge of ALE is set to guarantee set-up and hold times for the address information. The falling edge ALE can also be used to strobe the status information ALE is never 3-stated.															
29, 33	S0, S1	O	Data Bus Status. Encoded status of the bus cycle. <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>S1</th> <th>S0</th> <th></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>HALT</td> </tr> <tr> <td>0</td> <td>1</td> <td>WRITE</td> </tr> <tr> <td>1</td> <td>0</td> <td>READ</td> </tr> <tr> <td>1</td> <td>1</td> <td>FETCH</td> </tr> </tbody> </table> <p>S1 can be used as an advanced R/W status.</p>	S1	S0		0	0	HALT	0	1	WRITE	1	0	READ	1	1	FETCH
S1	S0																	
0	0	HALT																
0	1	WRITE																
1	0	READ																
1	1	FETCH																
32	RD	O	READ. A low level on RD indicates the selected memory or I/O device is to be read and that the Data Bus is available for the data transfer. Three-stated during Hold and Halt and during RESET.															
31	WR	O	WRITE. A low level on WR indicates the data on the Data Bus is to be written into the selected memory or I/O location. Data is set up at the trailing edge of WR. Three-stated during Hold and Halt modes.															
35	READY	I	If READY is HIGH during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If READY is LOW, the CPU will wait an integral number of clock cycles for READY to go HIGH before completing the read or write cycle.															
39	HOLD	I	HOLD. Indicates that another Master is requesting the use of the Address and Data Buses. The CPU, upon receiving the Hold request, will relinquish the use of buses as soon as the completion of the current machine cycle occurs. Internal processing can continue. The processor can regain the buses only after the Hold is removed. When the Hold is acknowledged, the Address, Data, RD, WR and IO/M lines are three-stated.															
38	HLDA	O	HOLD ACKNOWLEDGE. Indicates that the CPU has received the Hold request and that it will relinquish the buses in the next clock cycle. HLDA goes LOW after the Hold request is removed. The CPU takes the buses one half clock cycle after HLDA goes LOW.															
10	INTR	I	INTERRUPT REQUEST. Is used as a general purpose interrupt. It is sampled only during the next to the last clock cycle of the instruction. If it is active, the Program Counter (PC) will be inhibited from incrementing and an INTA will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Reset and immediately after an interrupt is accepted.															
11	INTA	O	INTERRUPT ACKNOWLEDGE. Is used instead of (and has the same timing as) RD during the instruction cycle after an INTR is accepted. It can be used to activate the Am9519A interrupt chip or some other interrupt port.															
7-9	RST 7.5 RST 6.5 RST 5.5	I	RESTART INTERRUPTS. These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted. RST 7.5 - Highest Priority RST 6.5 RST 5.5 - Lowest Priority The priority of these interrupts is ordered as shown above. These interrupts have a higher priority than the INTR. However, they may be individually masked out using the SIM instructions.															
6	TRAP	I	Trap interrupt is a non-maskable restart interrupt. It is recognized at the same time as INTR. It is unaffected by any mask or Interrupt Enable. It has the highest priority of any interrupt.															
36	RESET IN	I	Reset sets the Program Counter to zero and resets the Interrupt Enable and HLDA flip-flops. None of the other flags or registers (except the instruction register) is affected. The CPU is held in the reset condition as long as RESET is applied.															
3	RESET OUT	O	Indicates CPU is being reset. Can be used as a system RESET. The signal is synchronized to the processor clock.															
1, 2	X1, X2	I	Crystal, LC or R/C network connections to set the internal clock generator. X1 can also be an external clock input instead of a crystal. The input frequency is divided by 2 to give the internal operating frequency.															
37	CLK	O	Clock Output for use as a system clock when a crystal or R/C network is used as an input to the CPU. The period of CLK is twice the X1, X2 input period.															
34	IO/M	O	IO/M indicates whether the Read/Write is to memory or I/O. 3-stated during Hold and Halt Modes.															
5	SID	I	Serial input data line. The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.															
4	SOD	O	Serial output data line. The output SOD is set or reset as specified by the SIM instruction.															
40	VCC		+ 5 volt supply.															
20	VSS		Ground reference.															

DETAILED DESCRIPTION

The 8085AH is a complete 8-bit parallel central processor. It is designed with N-channel depletion loads and requires a single +5 volt supply. Its basic clock speed is 3MHz (5MHz: 8085AH-2/6MHz: 8085AH-1), thus improving on the present Am9080's performance with higher system speed. Also, it is designed to fit into a minimum system of three ICs: the CPU, a RAM/IO, and a ROM or PROM/IO chip.

The 8085AH uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first cycle, the address is sent out. The lower eight bits are latched into the peripherals by the Address Latch Enable (ALE). During the rest of the machine cycle, the Data Bus is used for memory or I/O data.

The 8085AH provides \overline{RD} , \overline{WR} and IO/\overline{Memory} signals for bus control. An Interrupt Acknowledge signal (\overline{INTA}) is also provided. Hold, Ready and all Interrupts are synchronized. The 8085AH also provides serial input data (SID) and serial output data (SOD) lines for simple serial interface.

In addition to these features, the 8085AH has three maskable, restart interrupts and one non-maskable trap interrupt.

8085AH vs. 8080A

The 8085AH includes the following features on-chip in addition to all of the Am9080A functions:

- Internal clock generator
- Clock output
- Fully synchronized Ready
- Schmitt action on $\overline{RESET IN}$
- $\overline{RESET OUT}$ pin
- \overline{RD} , \overline{WR} and IO/\overline{M} Bus Control Signals
- Encoded Status information
- Multiplexed Address and Data
- Direct Restarts and non-maskable interrupt
- Serial Input/Output lines

The internal clock generator requires an external crystal or R/C network. It will oscillate at twice the basic CPU operating frequency. A 50% duty cycle, two-phase, non-overlapping clock is generated from this oscillator internally, and one phase of the clock ($\phi 2$) is available as an external clock. The 8085AH directly provides the external RDY synchronization previously provided by the 8224. The $\overline{RESET IN}$ input is provided with a Schmitt action input so that power-on reset only requires a resistor and capacitor. $\overline{RESET OUT}$ is provided for System RESET.

The 8085AH provides \overline{RD} , \overline{WR} and IO/\overline{M} signals for Bus control. An \overline{INTA} which was previously provided by the 8228 in Am9080A systems is also included in 8085AH.

Status Information

Status information is directly available from the 8085AH. ALE serves as a status strobe. The status is partially encoded and provides the user with advanced timing of the type of bus transfer being done. IO/\overline{M} cycle status signal is provided directly also. Decoded S_0 , S_1 carries the following status information:

MACHINE CYCLE STATUS			
IO/\overline{M}	S_1	S_0	STATUS
0	0	1	Memory write
0	1	0	Memory read
1	0	1	I/O write
1	1	0	I/O read
0	1	1	Opcode fetch
1	1	1	Interrupt Acknowledge
*	0	0	Halt
*	X	X	Hold
*	X	X	Reset

* = 3-state (high-impedance)

X = unspecified

S_1 can be interpreted as R/\overline{W} in all bus transfers.

In the 8085AH the eight LSB of address are multiplexed with the data instead of status. The ALE line is used as a strobe to enter the lower half of the address into the memory or peripheral address latch. This also frees extra pins for expanded interrupt capability.

Interrupt and Serial I/O

The 8085AH/8085AH-2 has 5 interrupt inputs: INTR, RST 5.5, RST 6.5, RST 7.5 and TRAP. INTR is identical in function to the 8080A INT. Each of three RESTART inputs, 5.5, 6.5, 7.5, has a programmable mask. TRAP is also a RESTART interrupt except it is non-maskable.

The three RESTART interrupts cause the internal execution of RST (saving the program counter in the stack and branching to the RESTART address) if the interrupts are enabled and if the interrupt mask is not set. The nonmaskable TRAP causes the internal execution of a RST independent of the state of the interrupt enable or masks.


Name	RESTART Address (Hex)
TRAP	24 ₁₆
RST 5.5	2C ₁₆
RST 6.5	34 ₁₆
RST 7.5	3C ₁₆

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are high level-sensitive like INTR (and INT on the 8080A) and are recognized with the same timing as INTR. RST 7.5 is rising edge-sensitive. For RST 7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request. The RST 7.5 request flip-flop remains set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a $\overline{RESET IN}$ to the 8085AH. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The status of the three RST interrupt masks can only be affected by the SIM instruction and $\overline{RESET IN}$.

The interrupts are arranged in a fixed priority (that determines which interrupt is to be recognized if more than one is pending) as follows: TRAP - highest priority, RST 7.5, RST 6.5, RST 5.5, INTR - lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt a RST 7.5 routine if the interrupts were re-enabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic errors, such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the highest priority. It is not affected by any flag or mask. The TRAP input is both edge- and level-sensitive. The TRAP input must go HIGH and remain HIGH to be acknowledged, but will not be recognized again until it goes LOW, then HIGH again. This avoids any false triggering due to noise or logic glitches. The following diagram illustrates the TRAP interrupt request circuitry within the 8085AH.



AF003070


Note that the servicing of any interrupt (TRAP, RST 7.5, RST 6.5, RST 5.5, INTR) disables all future interrupts (except TRAPs) until an EI instruction is executed.

The TRAP interrupt is special in that it preserves the previous interrupt enable status. Performing the first RIM instruction following a TRAP interrupt allows you to determine whether interrupts were enabled or disabled prior to the TRAP. All subsequent RIM instructions provide current interrupt enable status.

The serial I/O system is also controlled by the RIM and SIM instructions. SID is read by RIM, and SIM sets the SOD data.


Driving the X1 and X2 Inputs

The user may drive the X1 and X2 inputs of the 8085AH or 8085AH-2 with a crystal, an external clock source or an R/C network as shown below. The driving frequency must be twice the desired internal operating frequency (the 8085AH would require a 6MHz crystal for 3MHz internal operation).



TC001960


**1-6MHz
Input Frequency**



TC001980


**≈3 MHz
Input Frequency**

RC Mode causes a large drift in clock frequency because of the variation in on-chip timing generation parameters. Use of RC Mode should be limited to an application which can tolerate a wide frequency variation.



TC001970

**1-6 MHz
Input Frequency**



TC001990

**≈6 MHz
Input Frequency**

Note: Duty cycle refers to the percentage of the clock input cycle when X1 is high.


Figure 2. Driving the Clock Inputs (X1 and X2) of 8085AH

Generating 8085AH Wait State

The following circuit may be used to insert one WAIT state in each 8085AH machine cycle.

The D flip-flops should be chosen such that

- CLK is rising edge-triggered and
- CLEAR is low-level active.



AF003081

Figure 3. Generation of a Wait State for 8085AH CPU

Basic System Timing

The 8085AH has a multiplexed Data Bus. ALE is used as a strobe to sample the lower 8 bits of address on the Data Bus. Figure 4 shows an instruction fetch, memory read and I/O write cycle (OUT). Note that during the I/O write and read

cycle that the I/O port address is copied on both the upper and lower half of the address.

As in the Am9080A, the READY line is used to extend the read and write pulse lengths so that the 8085AH can be used with slow memory. Hold causes the CPU to relinquish the bus when it is through with it by floating the Address and Data Buses.

Table 1. 8085AH Machine Cycle Chart

MACHINE CYCLE	STATUS			CONTROL		
	IO/M	S1	S0	RD	WR	INTA
OPCODE (OF)	0	1	1	0	1	1
FETCH						
MEMORY (MR)	0	1	0	0	1	1
READ						
MEMORY (MW)	0	0	1	1	0	1
WRITE						
I/O READ (IOR)	1	1	0	0	1	1
I/O WRITE (IOW)	1	0	1	1	0	1
ACKNOWLEDGE						
OF INTR (INA)	1	1	1	1	1	0
BUS IDLE (BI): DAD	0	1	0	1	1	1
ACK. OF RST, TRAP	1	1	1	1	1	1
HALT	TS	0	0	TS	TS	1


Table 2. 8085AH Machine State Chart

Machine State	Status & Buses				Control		
	S1, S0	IO/M	A8-A15	AD0-AD7	RD, WR	INTA	ALE
T1	X	X	X	X	1	1	1*
T2	X	X	X	X	X	X	0
TWAIT	X	X	X	X	X	X	0
T3	X	X	X	X	X	X	0
T4	1	0†	X	TS	1	1	0
T5	1	0†	X	TS	1	1	0
T6	1	0†	X	TS	1	1	0
TRESET	X	TS	TS	TS	TS	1	0
THALT	0	TS	TS	TS	TS	1	0
THOLD	X	TS	TS	TS	TS	1	0

0 = Logic "0" TS = High Impedance
 1 = Logic "1" X = Unspecified


*ALE not generated during 2nd and 3rd machine cycles of DAD instruction.

† IO/M = 1 during T4 - T6 of INA machine cycle.



WF007350

Figure 4. 8085AH Basic System Timing



AF003091

Figure 5. System Using Standard Memories

8085AH INSTRUCTION SET SUMMARY

8085AH

Mnemonic*	Description	Instruction Code (Note 1)								Clock Cycles (Note 2)
		D7	D6	D5	D4	D3	D2	D1	D0	
MOVE, LOAD AND STORE										
MOVr1r2	Move register to register	0	1	D	D	D	S	S	S	4
MOV Mr	Move register to memory	0	1	1	1	0	S	S	S	7
MOV rM	Move memory to register	0	1	D	D	D	1	1	0	7
MVI r	Move immediate register	0	0	D	D	D	1	1	0	7
MVI M	Move immediate memory	0	0	1	1	0	1	1	0	10
LXI B	Load immediate register Pair B & C	0	0	0	0	0	0	0	1	10
LXI D	Load immediate register Pair D & E	0	0	0	1	0	0	0	1	10
LXI H	Load immediate register Pair H & L	0	0	1	0	0	0	0	1	10
LXI SP	Load immediate stack pointer	0	0	1	1	0	0	0	1	10
STAX B	Store A indirect	0	0	0	0	0	0	1	0	7
STAX D	Store A indirect	0	0	0	1	0	0	1	0	7
LDAX B	Load A indirect	0	0	0	0	1	0	1	0	7
LDAX D	Load A indirect	0	0	0	1	1	0	1	0	7
STA	Store A direct	0	0	1	1	0	0	1	0	13
LDA	Load A direct	0	0	1	1	0	1	0	1	13
SHLD	Store H & L direct	0	0	1	0	0	0	1	0	16
LHLD	Load H & L direct	0	0	1	0	1	0	1	0	16
XCHG	Exchange D & E, H & L Registers	1	1	1	0	1	0	1	1	4
STACK OPS										
PUSH B	Push register Pair B & C on stack	1	1	0	0	0	1	0	1	12
PUSH D	Push register Pair D & E on stack	1	1	0	1	0	1	0	1	12
PUSH H	Push register Pair H & L on stack	1	1	1	0	0	1	0	1	12
PUSH PSW	Push A and Flags on stack	1	1	1	1	0	1	0	1	12
POP B	Pop register Pair B & C off stack	1	1	0	0	0	0	0	1	10
POP D	Pop register Pair D & E off stack	1	1	0	1	0	0	0	1	10
POP H	Pop register Pair H & L off stack	1	1	1	0	0	0	0	1	10
POP PSW	Pop A and Flags off stack	1	1	1	1	0	0	0	1	10
XTHL	Exchange top of stack H & L	1	1	1	0	0	0	1	1	16
SPHL	H & L to stack pointer	1	1	1	1	1	0	0	1	6
JUMP										
JMP	Jump unconditional	1	1	0	0	0	0	1	1	10
JC	Jump on carry	1	1	0	1	1	0	1	0	7/10
JNC	Jump on no carry	1	1	0	1	0	0	1	0	7/10
JZ	Jump on zero	1	1	0	0	1	0	1	0	7/10
JNZ	Jump on no zero	1	1	0	0	0	0	1	0	7/10
JP	Jump on positive	1	1	1	1	0	0	1	0	7/10
JM	Jump on minus	1	1	1	1	1	0	1	0	7/10
JPE	Jump on parity even	1	1	1	0	1	0	1	0	7/10
JPO	Jump on parity odd	1	1	1	0	0	0	1	0	7/10
PCHL	H & L to program counter	1	1	1	0	1	0	0	1	6
CALL										
CALL	Call unconditional	1	1	0	0	1	1	0	1	18
CC	Call on carry	1	1	0	1	1	1	0	0	9/18
CNC	Call on no carry	1	1	0	1	0	1	0	0	9/18
CZ	Call on zero	1	1	0	0	1	1	0	0	9/18
CNZ	Call on no zero	1	1	0	0	0	1	0	0	9/18
CP	Call on positive	1	1	1	1	0	1	0	0	9/18
CM	Call on minus	1	1	1	1	1	1	0	0	9/18
CPE	Call on parity even	1	1	1	0	1	1	0	0	9/18
CPO	Call on parity odd	1	1	1	0	0	1	0	0	9/18
RETURN										
RET	Return	1	1	0	0	1	0	0	1	10
RC	Return on carry	1	1	0	1	1	0	0	0	6/12
RNC	Return on no carry	1	1	0	1	0	0	0	0	6/12
RZ	Return on zero	1	1	0	0	1	0	0	0	6/12
RNZ	Return on no zero	1	1	0	0	0	0	0	0	6/12
RP	Return on positive	1	1	1	1	0	0	0	0	6/12
RM	Return on minus	1	1	1	1	1	0	0	0	6/12
RPE	Return on parity even	1	1	1	0	1	0	0	0	6/12
RPO	Return on parity odd	1	1	1	0	0	0	0	0	6/12
RESTART										
RST	Restart	1	1	A	A	A	1	1	1	12
INPUT/OUTPUT										
IN	Input	1	1	0	1	1	0	1	1	10
OUT	Output	1	1	0	1	0	0	1	1	10

6

8085AH INSTRUCTION SET SUMMARY (Cont.)

Mnemonic*	Description	Instruction Code (Note 1)								Clock Cycles (Note 2)
		D7	D6	D5	D4	D3	D2	D1	D0	
INCREMENT AND DECREMENT										
INR r	Increment register	0	0	D	D	D	1	0	0	4
DCR r	Decrement register	0	0	D	D	D	1	0	1	4
INR M	Increment memory	0	0	1	1	0	1	0	0	10
DCR M	Decrement memory	0	0	1	1	0	1	0	1	10
INX B	Increment B & C registers	0	0	0	0	0	0	1	1	6
INX D	Increment D & E registers	0	0	0	1	0	0	1	1	6
INX H	Increment H & L registers	0	0	1	0	0	0	1	1	6
INX SP	Increment stack pointer	0	0	1	1	0	0	1	1	6
DCX B	Decrement B & C	0	0	0	0	1	0	1	1	6
DCX D	Decrement D & E	0	0	0	1	1	0	1	1	6
DCX H	Decrement H & L	0	0	1	0	1	0	1	1	6
DCX SP	Decrement stack pointer	0	0	1	1	1	0	1	1	6
ADD										
ADD r	Add register to A	1	0	0	0	0	S	S	S	4
ADC r	Add register to A with carry	1	0	0	0	1	S	S	S	4
ADD M	Add memory to A	1	0	0	0	0	1	1	0	7
ADC M	Add memory to A with carry	1	0	0	0	1	1	1	0	7
ADI	Add immediate to A	1	1	0	0	0	1	1	0	7
ACI	Add immediate to A with carry	1	1	0	0	1	1	1	0	7
DAD B	Add B & C to H & L	0	0	0	0	1	0	0	1	10
DAD D	Add D & E to H & L	0	0	0	1	1	0	0	1	10
DAD H	Add H & L to H & L	0	0	1	0	1	0	0	1	10
DAD SP	Add stack pointer to H & L	0	0	1	1	1	0	0	1	10
SUBTRACT										
SUB r	Subtract register from A	1	0	0	1	0	S	S	S	4
SBB r	Subtract register from A with borrow	1	0	0	1	1	S	S	S	4
SUB M	Subtract memory from A	1	0	0	1	0	1	1	0	7
SBB M	Subtract memory from A with borrow	1	0	0	1	1	1	1	0	7
SUI	Subtract immediate from A	1	1	0	1	0	1	1	0	7
SBI	Subtract immediate from A with borrow	1	1	0	1	1	1	1	0	7
LOGICAL										
ANA r	And register with A	1	0	1	0	0	S	S	S	4
XRA r	Exclusive Or register with A	1	0	1	0	1	S	S	S	4
ORA r	Or register with A	1	0	1	1	0	S	S	S	4
CMP r	Compare register with A	1	0	1	1	1	S	S	S	4
ANA M	And memory with A	1	0	1	0	0	1	1	0	7
XRA M	Exclusive Or memory with A	1	0	1	0	1	1	1	0	7
ORA M	Or memory with A	1	0	1	1	0	1	1	0	7
CMP M	Compare memory with A	1	0	1	1	1	1	1	0	7
ANI	And immediate with A	1	1	1	0	0	1	1	0	7
XRI	Exclusive Or immediate with A	1	1	1	0	1	1	1	0	7
ORI	Or immediate with A	1	1	1	1	0	1	1	0	7
CPI	Compare immediate with A	1	1	1	1	1	1	1	0	7
ROTATE										
RLC	Rotate A left	0	0	0	0	0	1	1	1	4
RRC	Rotate A right	0	0	0	0	1	1	1	1	4
RAL	Rotate A left through carry	0	0	0	1	0	1	1	1	4
RAR	Rotate A right through carry	0	0	0	1	1	1	1	1	4
SPECIALS										
CMA	Complement A	0	0	1	0	1	1	1	1	4
STC	Set carry	0	0	1	1	0	1	1	1	4
CMC	Complement carry	0	0	1	1	1	1	1	1	4
DAA	Decimal adjust A	0	0	1	0	0	1	1	1	4
CONTROL										
EI	Enable interrupts	1	1	1	1	1	0	1	1	4
DI	Disable interrupts	1	1	1	1	0	0	1	1	4
NOP	No operation	0	0	0	0	0	0	0	0	4
HLT	Halt	0	1	1	1	0	1	1	0	5
NEW 8085AH INSTRUCTIONS										
RIM	Read Interrupt Mask	0	0	1	0	0	0	0	0	4
SIM	Set Interrupt Mask	0	0	1	1	0	0	0	0	4

Notes: 1. DDD or SSS: 8 = 000, C = 001, D = 010, E = 011, H = 100, L = 101, Memory = 110, A = 111.
 2. Two possible cycle times (6/12) indicate instruction cycles dependent on condition flags.

Mnemonics copyright© Intel Corporation 1977

ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to +150°C
 Voltage on Any Pin
 With Respect to Ground..... -0.5V to +7V
 Power Dissipation 1.5W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Part Number	T _A	V _{CC}	I _{CC}
8085A 8085A-2	0°C to 70°C	5V ±5%	170mA
8085AH 8085AH-2	0°C to 70°C	5V ±10%	135mA
8085AH-1	0°C to 70°C	5V ±5%	200mA

Operating ranges define those limits over which the functionality of the device is guaranteed.


DC CHARACTERISTICS (8085A, 8085A-2) over operating range unless otherwise specified

Parameters	Description	Test Conditions	Min	Max	Units
V _{IL}	Input Low Voltage		-0.5	+0.8	V
V _{IH}	Input High Voltage	Except Pins 1 and 2	2.0	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2mA		0.45	V
V _{OH}	Output High Voltage	I _{OH} = -400µA	2.4		V
I _{CC}	Power Supply Current			170	mA
I _{IL}	Input Leakage	0 ≤ V _{IN} ≤ V _{CC}		±10	µA
I _{LO}	Output Leakage	0.45V ≤ V _{out} ≤ V _{CC}		±10	µA
V _{ILR}	Input Low Level, RESET		-0.5	+0.8	V
V _{IHR}	Input High Level, RESET		2.4	V _{CC} + 0.5	V
V _{HY}	Hysteresis, RESET		0.25		V

DC CHARACTERISTICS (8085AH, 8085AH-2, 8085AH-1) over operating range unless otherwise specified


Parameters	Description	Test Conditions	Min	Max	Units
V _{IL}	Input Low Voltage		-0.5	+0.8	V
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2mA		0.45	V
V _{OH}	Output High Voltage	I _{OH} = -400µA	2.4		V
I _{CC}	Power Supply Current	8085AH, 8085AH-2		135	mA
		8085AH-1		200	mA
I _{IL}	Input Leakage	0 ≤ V _{IN} ≤ V _{CC}		±10	µA
I _{LO}	Output Leakage	0.45V ≤ V _{OUT} ≤ V _{CC}		±10	µA
V _{ILR}	Input Low Level, RESET		-0.5	+0.8	V
V _{IHR}	Input High Level, RESET		2.4	V _{CC} + 0.5	V
V _{HY}	Hysteresis, RESET		0.25		V

SWITCHING TEST INPUT/OUTPUT WAVEFORM



A.C. TESTING: INPUTS ARE DRIVEN AT 2.4V FOR A LOGIC "1" AND 0.45V FOR A LOGIC "0." TIMING MEASUREMENTS ARE MADE AT 2.0V FOR A LOGIC "1" AND 0.8V FOR A LOGIC "0."

SWITCHING TEST LOAD CIRCUIT



C_L = 150pF
 C_L INCLUDES JIG CAPACITANCE

SWITCHING CHARACTERISTICS

Parameters	Description	8085A ^[2]		8085A-2 ^[2]		Units
		Min	Max	Min	Max	
t _{CYC}	CLK Cycle Period	320	2000	200	2000	ns
t ₁	CLK Low Time (Standard CLK Loading)	80		40		ns
t ₂	CLK High Time (Standard CLK Loading)	120		70		ns
t _r , t _f	CLK Rise and Fall Time		30		30	ns
t _{XKR}	X ₁ Rising to CLK Rising	30	120	30	100	ns
t _{XKF}	X ₁ Rising to CLK Falling	30	150	30	110	ns
t _{AC}	A ₈₋₁₅ Valid to Leading Edge of Control ^[1]	270		115		ns
t _{ACL}	A ₀₋₇ Valid to Leading Edge of Control	240		115		ns
t _{AD}	A ₀₋₁₅ Valid to Valid Data In		575		350	ns
t _{AFR}	Address Float After Leading Edge of READ (INTA)		0		0	ns
t _{AL}	A ₈₋₁₅ Valid Before Trailing Edge of ALE ^[1]	115		50		ns
t _{ALL}	A ₀₋₇ Valid Before Trailing Edge of ALE	90		50		ns
t _{ARY}	READY Valid from Address Valid		220		100	ns
t _{CA}	Address (A ₈₋₁₅) Valid After Control	120		60		ns
t _{CC}	Width of Control Low (RD, WR, INTA) Edge of ALE	400		230		ns
t _{CL}	Trailing Edge of Control to Leading Edge of ALE	50		25		ns
t _{DW}	Data Valid to Trailing Edge of WRITE	420		230		ns
t _{HABE}	HLDA to Bus Enable		210		150	ns
t _{HABF}	Bus Float After HLDA		210		150	ns
t _{HACK}	HLDA Valid to Trailing Edge of CLK	110		40		ns
t _{HDH}	HOLD Hold Time	0		0		ns
t _{HDS}	HOLD Set-up Time to Trailing Edge of CLK	170		120		ns
t _{INH}	INTR Hold Time	0		0		ns
t _{INS}	INTR, RST, and TRAP Set-up Time to Falling Edge of CLK	160		150		ns
t _{LA}	Address Hold Time After ALE	100		50		ns
t _{LC}	Trailing Edge of ALE to Leading Edge of Control	130		60		ns
t _{LCK}	ALE Low During CLK High	100		50		ns
t _{LDR}	ALE to Valid Data During Read		460		270	ns
t _{LDW}	ALE to Valid Data During Write		200		120	ns
t _{LL}	ALE Width	140		80		ns
t _{LRV}	ALE to READY Stable		110		30	ns
t _{RAE}	Trailing Edge of READ to Re-Enabling of Address	150		90		ns
t _{RD}	READ (or INTA) to Valid Data		300		150	ns
t _{RV}	Control Trailing Edge to Leading Edge of Next Control	400		220		ns
t _{RDH}	Data Hold Time After READ INTA ^[1]	0		0		ns
t _{RYH}	READY Hold Time	0		0		ns
t _{RYS}	READY Set-up Time to Leading Edge of CLK	110		100		ns
t _{WD}	Data Valid After Trailing Edge of WRITE	100		60		ns
t _{WDL}	LEADING Edge of WRITE to Data Valid		40		20	ns

- Notes: 1. A₈ - A₁₅ address Specs apply to IO/M, S₀, and S₁, except A₈ - A₁₅ are undefined during T₄ - T₆ of OF cycle; whereas, IO/M, S₀, and S₁ are stable.
2. **Test conditions:** t_{CYC} = 320ns (8085A)/200ns (8085A-2); C_L = 150pF.
3. For all output timing where C_L = 150pF use the following correction factors:
 25pF < C_L < 150pF: -0.10ns/pF
 150pF < C_L < 300pF: +0.30ns/pF
4. Output timings are measured with purely capacitive load.
5. All timings are measured at output voltage V_L = 0.8V, V_H = 2.0V, and 1.5V with 20ns rise and fall time on inputs.
6. To calculate timing specifications at other values of t_{CYC} use Table 7.
7. Data hold time is guaranteed under all loading conditions.

SWITCHING CHARACTERISTICS

Parameter	Description	8085AH ^[2]		8085AH-2 ^[2]		8085AH-1		Units
		Min	Max	Min	Max	Min	Max	
t _{CYC}	CLK Cycle Period	320	2000	200	2000	167	2000	ns
t ₁	CLK Low Time (Standard CLK Loading)	80		40		20		ns
t ₂	CLK High Time (Standard CLK Loading)	120		70		50		50
t _r , t _f	CLK Rise and Fall Time		30		30		30	ns
t _{XKR}	X ₁ Rising to CLK Rising	20	120	20	100	20	100	ns
t _{XKF}	X ₁ Rising to CLK Falling	20	150	20	110	20	110	ns
t _{AC}	A ₈₋₁₅ Valid to Leading Edge of Control ^[1]	270		115		70		ns
t _{ACL}	A ₀₋₇ Valid to Leading Edge of Control	240		115		60		ns
t _{AD}	A ₀₋₁₅ Valid to Valid Data In		575		350		225	ns
t _{AFR}	Address Float After Leading Edge of READ (INTA)		0		0		0	ns
t _{AL}	A ₈₋₁₅ Valid Before Trailing Edge of ALE ^[1]	115		50		25		ns
t _{ALL}	A ₀₋₇ Valid Before Trailing Edge of ALE	90		50		25		ns
t _{ARY}	READY Valid from Address Valid		220		100		40	ns
t _{CA}	Address (A ₈₋₁₅) Valid After Control	120		60		30		ns
t _{CC}	Width of Control Low (RD, WR, INTA) Edge of ALE	400		230		150		ns
t _{CL}	Trailing Edge of Control to Leading Edge of ALE	50		25		0		ns
t _{DW}	Data Valid to Trailing Edge of WRITE	420		230		140		ns
t _{HABE}	HLDA to Bus Enable		210		150		150	ns
t _{HABF}	Bus Float After HLDA		210		150		150	ns
t _{HACK}	HLDA Valid to Trailing Edge of CLK	110		40		0		ns
t _{HDH}	HOLD Hold Time	0		0		0		ns
t _{HDS}	HOLD Set-up Time to Trailing Edge of CLK	170		120		120		ns
t _{INH}	INTR Hold Time	0		0		0		ns
t _{INS}	INTR, RST, and TRAP Set-up Time to Falling Edge of CLK	160		150		150		ns
t _{LA}	Address Hold Time After ALE	100		50		20		ns
t _{LC}	Trailing Edge of ALE to Leading Edge of Control	130		60		25		ns
t _{LCK}	ALE Low During CLK High	100		50		15		ns
t _{LDR}	ALE to Valid Data During Read		460		270		175	ns
t _{LDW}	ALE to Valid Data During Write		200		140		110	ns
t _{LL}	ALE Width	140		80		50		ns
t _{LRV}	ALE to READY Stable		110		30		10	ns
t _{RAE}	Trailing Edge of READ to Re-Enabling of Address	150		90		50		ns
t _{RD}	READ (or INTA) to Valid Data		300		150		75	ns
t _{RV}	Control Trailing Edge to Leading Edge of Next Control	400		220		160		ns
t _{RDH}	Data Hold Time After READ INTA	0		0		0		ns
t _{RYH}	READY Hold Time	0		0		5		ns
t _{RVY}	READY Set-up Time to Leading Edge of CLK	110		100		100		ns
t _{WD}	Data Valid After Trailing Edge of WRITE	100		60		30		ns
t _{WDL}	LEADING Edge of WRITE to Data Valid		40		20		30	ns

Notes: 1. A₈₋₁₅ Address Specs apply to IO/ \bar{M} , S₀, and S₁, except A₈₋₁₅ are undefined during T₄-T₆ OF cycle; whereas, IO/ \bar{M} , S₀, and S₁ are stable.

2. Test Conditions: t_{CYC} = 320ns (8085AH)/200ns (8085AH-2);/167ns (8085AH-1); C_L = 150pF.

3. For all output timing where C_L ≠ 150pF use the following correction factors:
 25pF < C_L < 150pF: -0.10ns/pF
 150pF < C_L < 300pF: +0.30ns/pF

4. Output timings are measured with purely capacitive load.


5. To calculate timing specifications at other values of t_{CYC} use Table 3.

Table 3. Bus Timing Specification as a T_{CYC} Dependent

Symbol	8085AH, 8085A	8085AH-2, 8085A-2	8085AH-1	
t_{AL}	$(1/2) T - 45$	$(1/2) T - 50$	$(1/2) T - 58$	Minimum
t_{LA}	$(1/2) T - 60$	$(1/2) T - 50$	$(1/2) T - 63$	Minimum
t_{LL}	$(1/2) T - 20$	$(1/2) T - 20$	$(1/2) T - 33$	Minimum
t_{LCK}	$(1/2) T - 60$	$(1/2) T - 50$	$(1/2) T - 68$	Minimum
t_{LC}	$(1/2) T - 30$	$(1/2) T - 40$	$(1/2) T - 58$	Minimum
t_{AD}	$(5/2 + N) T - 225$	$(5/2 + N) T - 150$	$(5/2 + N) T - 192$	Maximum
t_{RD}	$(3/2 + N) T - 180$	$(3/2 + N) T - 150$	$(3/2 + N) T - 175$	Maximum
t_{RAE}	$(1/2) T - 10$	$(1/2) T - 10$	$(1/2) T - 33$	Minimum
t_{CA}	$(1/2) T - 40$	$(1/2) T - 40$	$(1/2) T - 53$	Minimum
t_{DW}	$(3/2 + N) T - 60$	$(3/2 + N) T - 70$	$(3/2 + N) T - 110$	Minimum
t_{WD}	$(1/2) T - 60$	$(1/2) T - 40$	$(1/2) T - 53$	Minimum
t_{CC}	$(3/2 + N) T - 80$	$(3/2 + N) T - 70$	$(3/2 + N) T - 100$	Minimum
t_{CL}	$(1/2) T - 110$	$(1/2) T - 75$	$(1/2) T - 83$	Minimum
t_{ARY}	$(3/2) T - 260$	$(3/2) T - 200$	$(3/2) T - 210$	Maximum
t_{HACK}	$(1/2) T - 50$	$(1/2) T - 60$	$(1/2) T - 83$	Minimum
t_{HABF}	$(1/2) T + 50$	$(1/2) T + 50$	$(1/2) T + 67$	Maximum
t_{HABE}	$(1/2) T + 50$	$(1/2) T + 50$	$(1/2) T + 67$	Maximum
t_{AC}	$(2/2) T - 50$	$(2/2) T - 85$	$(2/2) T - 97$	Minimum
t_1	$(1/2) T - 80$	$(1/2) T - 60$	$(1/2) T - 63$	Minimum
t_2	$(1/2) T - 40$	$(1/2) T - 30$	$(1/2) T - 33$	Minimum
t_{RV}	$(3/2) T - 80$	$(3/2) T - 80$	$(3/2) T - 90$	Minimum
t_{LDR}	$(4/2) T - 180$	$(4/2) T - 130$	$(4/2) T - 159$	Maximum


Note: N is equal to the total WAIT states. $T = t_{CYC}$.

READ OPERATION




WF007380

WRITE OPERATION



WF007390

TYPICAL READ OPERATION WITH WAIT CYCLE




WF007400

Same READY timing applies to WRITE operation.


Figure 6. 8085AH/8085AH-2 Bus Timing

HOLD OPERATION



WF007410

Figure 7. 8085AH Hold Timing



WF007420

Figure 8. 8085AH Interrupt and Hold Timing