

T-43-21

ECL 10KH High-Speed Emitter-Coupled Logic Family MC10H121 4-Wide OR-AND/OR-AND-INVERT Gate

Features/Benefits

- Propagation delay 1 ns typical
- Power dissipation, 145 mW typical
- Noise margin 150 mV
- Voltage compensated
- ECL 10K-compatible

Ordering Information



PART NUMBER	PACKAGE	TEMPERATURE
MC10H121	J, N, NL	Com

Description


The MC10H121 is a 4-Wide OR-AND/OR-AND-INVERT Gate. This device is a member of Monolithic Memories' new ECL family. This ECL 10KH part is a functional/pinout duplication of the standard ECL 10K family part with 100% improvement in propagation delay, and no increase in power-supply current.

Pin Configuration

MC10H121
4-Wide OR-AND/OR-AND-INVERT Gate



Logic Diagram



14

Portions of this data sheet reproduced with the courtesy of Motorola Inc.

Absolute Maximum Ratings

Supply voltage V_{EE} ($V_{CC} = 0$)	-8.0 V to 0 Vdc
Input voltage V_I ($V_{CC} = 0$)	0 Vdc to V_{EE}
Output Current:		
Continuous	50 mA
Surge	100 mA

Operating Conditions

SYMBOL	PARAMETER	COMMERCIAL			UNIT
		MIN	TYP	MAX	
V_{EE}	Supply voltage	-5.46	-5.2	-4.94	V
T_A	Operating temperature range	0		75	°C
T_{STG}	Storage temperature range		Plastic		°C
			Ceramic		

Electrical Characteristics $V_{EE} = -5.2 V \pm 5\%$ (See Note)

SYMBOL	PARAMETER	0°		25°		75°		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
I_E	Power supply current	—	29	—	26	—	29	mA	
I_{inH}	Input current HIGH	Pins 4 - 7, 9, 11 - 15	—	500	—	295	—	295	μA
		Pin 10	—	610	—	360	—	360	
I_{inL}	Input current LOW	0.5	—	0.5	—	0.3	—	μA	
V_{OH}	HIGH output voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc	
V_{OL}	LOW output voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc	
V_{IH}	HIGH input voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc	
V_{IL}	LOW input voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc	

Switching Characteristics $V_{EE} = -5.2 V, \pm 5\%$ (See Note)

SYMBOL	PARAMETER	0°		25°		75°		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
t_{pd}	Propagation delay	All others	0.55	1.95	0.6	2.0	0.7	2.40	ns
		Pin 10	0.45	1.8	0.45	1.8	0.55	2.2	
t_r, t^+	Rise time	0.5	1.7	0.5	1.8	0.5	1.9	ns	
t_f, t^-	Fall time	0.5	1.7	0.5	1.8	0.5	1.9	ns	

Note: Each ECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50 Ω resistor to -2.0 V.