January 2015

FSA2567 — Low-Power, Dual SIM Card Analog Switch

Features

- Low On Capacitance for Data Path: 10 pF Typical
- Low On Resistance for Data Path: 6 Ω Typical
- Low On Resistance for Supply Path: 0.4 Ω Typical
- Wide V_{CC} Operating Range: 1.65 V to 4.3 V
- Low Power Consumption: 1 µA Maximum
  - 15 µA Maximum I_{CCT} Over Expanded Voltage Range (V_{IN}=1.8 V, V_{CC}=4.3 V)
- Wide -3 db Bandwidth: > 160 MHz
- Packaged in:
  - Pb-free 16-Lead MLP & 16-Lead UMLP
- 3 kV ESD Rating, >12 kV Power/GND ESD Rating

Applications

- Cell phone, PDA, Digital Camera, and Notebook
- LCD Monitor, TV, and Set-Top Box

Description

The FSA2567 is a bi-directional, low-power, dual double-pole, double-throw (4PDT) analog switch targeted at dual SIM card multiplexing. It is optimized for switching the WLAN-SIM data and control signals and dedicates one channel as a supply-source switch.

The FSA2567 is compatible with the requirements of SIM cards and features a low on capacitance (C_{ON}) of 10 pF to ensure high-speed data transfer. The V_{SIM} switch path has a low R_{ON} characteristic to ensure minimal voltage drop in the dual SIM card supply paths.

The FSA2567 contains special circuitry that minimizes current consumption when the control voltage applied to the SEL pin is lower than the supply voltage (V_{CC}). This feature is especially valuable in ultra-portable applications, such as cell phones; allowing direct interface with the general-purpose I/Os of the baseband processor. Other applications include switching and connector sharing in portable cell phones, PDAs, digital cameras, printers, and notebook computers.

Ordering Information

Part Number	Top Mark	Operating Temperature Range	Package
FSA2567MPX	FSA2567	-40 to +85°C	16-Lead, Molded Leadless Package (MLP) Quad, JEDEC MO-220, 3 mm Square
FSA2567MPX_F157			
FSA2567UMX	GX		16-Lead, Quad, Ultrathin Molded Leadless Package (UMLP), 1.8 x 2.6 mm

For Fairchild's definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html.



Figure 1. Analog Symbol

Pin Assignments



Figure 2. Pad Assignment MLP16 (Top Through View)



Figure 3. Pad Assignment UMLP16 (Top Through View)

Pin Definitions

Pin	Description
nDAT, nRST, nCLK	Multiplexed Data Source Inputs
nV_{SIM}	Multiplexed SIM Supply Inputs
V_{SIM} , DAT, RST, CLK	Common SIM Ports
Sel	Switch Select

Truth Table

Sel	Function
Logic LOW	1DAT = DAT, 1RST = RST, 1CLK = CLK, $1V_{SIM} = V_{SIM}$
Logic HIGH	2DAT = DAT, 2RST = RST, 2CLK = CLK, $2V_{SIM} = V_{SIM}$

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
V_{CC}	Supply Voltage		-0.5	+5.5	V
V_{CNTRL}	DC Input Voltage (Sel)(1)		-0.5	V_{CC}	V
V_{SW}	DC Switch I/O Voltage(1)		-0.5	V_{CC} + 0.3	V
I_{IK}	DC Input Diode Current		-50		mA
I_{SIM}	DC Output Current - V_{SIM}			350	mA
I_{OUT}	DC Output Current – DAT, CLK, RST			35	mA
T_{STG}	Storage Temperature		-65	+150	°C
ESD	Human Body Model, JEDEC: JESD22-A114	All Pins		3	kV
		I/O to GND		12	
	Charged Device Model, JEDEC: JESD22-C101			2	

Note:

1. The input and output negative ratings may be exceeded if the input and output diode current ratings are observed.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V_{CC}	Supply Voltage	1.65	4.30	V
V_{CNTRL}	Control Input Voltage (Sel)(2)	0	V_{CC}	V
V_{SW}	Switch I/O Voltage	-0.5	V_{CC}	V
I_{SIM}	DC Output Current - V_{SIM}		150	mA
I_{OUT}	DC Output Current – DAT, CLK, RST		25	mA
T_A	Operating Temperature	-40	+85	°C

Note:

2. The control input must be held HIGH or LOW; it must not float.

DC Electrical Characteristics

All typical values are at 25°C, 3.3 V V_{CC} unless otherwise specified.

Symbol	Parameter	Conditions	V_{CC} (V)	T_A=- 40ºC to +85ºC			Units
				Min.	Typ.	Max.	
V_{IK}	Clamp Diode Voltage	I_{IN} = -18 mA	2.7			-1.2	V
V_{IH}	Input Voltage High		1.65 to 2.3	1.1			V
			2.7 to 3.6	1.3			
			4.3	1.7			
V_{IL}	Input Voltage Low		1.65 to 2.3			0.4	V
			2.7 to 3.6			0.5	
			4.3			0.7	
I_{IN}	Control Input Leakage	V_{SW} = 0 to V_{CC}	4.3	-1		1	µA
$I_{nc(off)}$, $I_{no(off)}$,	Off State Leakage	nRST, nDAT, nCLK, nV_{SIM} = 0.3 V or 3.6 V Figure 10	4.3	-60		60	nA
R_{OND}	Data Path Switch On Resistance(3)	V_{SW} = 0, 1.8 V, I_{ON} = -20 mA Figure 9	1.8		7.0	12.0	Ω
		V_{SW} = 0, 2.3 V, I_{ON} = -20 mA Figure 9	2.7		6.0	10.0	
R_{ONV}	V_{SIM} Switch On Resistance(3)	V_{SW} = 0, 1.8V, I_{ON} = -100mA Figure 9	1.8		0.5	0.7	Ω
		V_{SW} = 0, 2.3 V, I_{ON} = -100 mA Figure 9	2.7		0.4	0.6	
ΔR_{OND}	Data Path Delta On Resistance(4)	V_{SW} = 0 V, I_{ON} = -20 mA	2.7		0.2		Ω
I_{CC}	Quiescent Supply Current	V_{CNTRL} = 0 or V_{CC}, I_{OUT} = 0	4.3			1.0	µA
I_{CCT}	Increase in I_{CC} Current Per Control Voltage and V_{CC}	V_{CNTRL} = 2.6 V, V_{CC} = 4.3 V	4.3		5.0	10.0	µA
		V_{CNTRL} = 1.8 V, V_{CC} = 4.3 V	4.3		7.0	15.0	µA

Notes:

3. Measured by the voltage drop between nDAT, nRST, nCLK and relative common port pins at the indicated current through the switch. On resistance is determined by the lower of the voltage on the relative ports.
4. Guaranteed by characterization.

AC Electrical Characteristics

All typical value are for V_{CC}=3.3V at 25°C unless otherwise specified.

Symbol	Parameter	Conditions	V_{CC} (V)	T_A=- 40°C to +85°C			Units
				Min.	Typ.	Max.	
t_{OND}	Turn-On Time Sel to Output (DAT,CLK,RST)	R_L = 50 Ω, C_L = 35 pF V_{SW} = 1.5 V Figure 11, Figure 12	1.8(5)		65	95	ns
			2.7 to 3.6		42	60	ns
t_{OFFD}	Turn-Off Time Sel to Output (DAT,CLK,RST)	R_L = 50 Ω, C_L= 35 pF V_{SW} = 1.5 V Figure 11, Figure 12	1.8(5)		30	50	ns
			2.7 to 3.6		20	40	ns
t_{ONV}	Turn-On Time Sel to Output (V_{SIM})	R_L = 50 Ω, C_L = 35 pF V_{SW} = 1.5 V Figure 11, Figure 12	1.8(5)		55	80	ns
			2.7 to 3.6		35	55	ns
t_{OFFV}	Turn-Off Time Sel to Output (V_{SIM})	R_L = 50 Ω, C_L = 35 pF V_{SW} = 1.5 V Figure 11, Figure 12	1.8(5)		35	50	
			2.7 to 3.6		22	40	ns
t_{PD}	Propagation Delay(5) (DAT,CLK,RST)	C_L = 35 pF, R_L = 50 Ω Figure 11, Figure 13	3.3		0.25		ns
t_{BBMD}	Break-Before-Make(5) (DAT,CLK,RST)	R_L = 50 Ω, C_L = 35 pF V_{SW1} = V_{SW2} = 1.5 V Figure 15	2.7 to 3.6	3	18		ns
t_{BBMV}	Break-Before-Make(5) (V_{SIM})	R_L = 50 Ω, C_L = 35 pF V_{SW1} = V_{SW2} = 1.5 V Figure 15	2.7 to 3.6	3	12		ns
Q	Charge Injection (DAT,CLK,RST)	C_L = 50 pF, R_{GEN} = 0 Ω, V_{GEN} = 0 V	2.7 to 3.6		10		pC
O_{IRR}	Off Isolation (DAT,CLK,RST)	R_L = 50 Ω, f = 10 MHz Figure 17	2.7 to 3.6		-60		dB
Xtalk	Non-Adjacent Channel Crosstalk (DAT,CLK,RST)	R_L = 50 Ω, f = 10 MHz Figure 18	2.7 to 3.6		-60		dB
BW	-3 db Bandwidth (DAT,CLK,RST)	R_L = 50 Ω, C_L = 5 pF Figure 16	2.7 to 3.6		475		MHz

Note:

5. Guaranteed by characterization.

Capacitance

Symbol	Parameter	Conditions	T_A =- 40°C to +85°C			Units
			Min.	Typ.	Max.	
C_{IN}	Control Pin Input Capacitance	V_{CC} = 0 V		1.5		pF
C_{OND}	RST, CLK, DAT On Capacitance(6)	V_{CC} = 3.3 V, f = 1 MHz Figure 20		10	12	
C_{ONV}	V_{SIM} On Capacitance(6)	V_{CC} = 3.3 V, f = 1 MHz Figure 20		110	150	
C_{OFFD}	RST, CLK, DAT Off Capacitance	V_{CC} = 3.3 V, Figure 19		3		
C_{OFFV}	V_{SIM} Off Capacitance	V_{CC} = 3.3 V, Figure 19		40		

Note:
6. Guaranteed by characterization.

Typical Performance Characteristics



Figure 4. R_{ON} Data Path



Figure 5. R_{ON} V_{SIM}



Figure 6. Off Isolation



Figure 7. Crosstalk



Figure 8. Bandwidth

Test Diagrams



Figure 9. On Resistance



Figure 10. Off Leakage



R_L and C_L are functions of the application environment (see tables for specific values).
C_L includes test fixture and stray capacitance.

Figure 11. AC Test Circuit Load



Figure 12. Turn-On / Turn-Off Waveforms



Figure 13. Propagation Delay



Figure 14. Charge Injection

Test Diagrams (Continued)



R_L and C_L are functions of the application environment (see tables for specific values).
C_L includes test fixture and stray capacitance.

Figure 15. Break-Before-Make Interval Timing



R_S and R_T are functions of the application environment (see tables for specific values).

Figure 16. Bandwidth



R_S and R_T are functions of the application environment (see tables for specific values).

Off isolation = 20 Log (V_{OUT} / V_{IN})

Figure 17. Channel Off Isolation



R_S and R_T are functions of the application environment (see tables for specific values).

Crosstalk = 20 Log (V_{OUT} / V_{IN})

Figure 18. Non-Adjacent Channel-to-Channel Crosstalk



Figure 19. Channel Off Capacitance



Figure 20. Channel On Capacitance



TOP VIEW



SIDE VIEW



RECOMMENDED
LAND PATTERN



BOTTOM VIEW



DETAIL A
SCALE : 2X

LEAD SHAPE AT PACKAGE EDGE

LEAD
OPTION 1
SCALE : 2X

LEAD
OPTION 2
SCALE : 2X

NOTES:

A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC STANDARD.

B. DIMENSIONS ARE IN MILLIMETERS.

C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.

D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.

E. DRAWING FILENAME: MKT-UMLP16Arev5.

F. TERMINAL SHAPE MAY VARY ACCORDING TO PACKAGE SUPPLIER, SEE TERMINAL SHAPE VARIANTS.

FAIRCHILD.

REVISIONS

LTR	DESCRIPTION	EDCN	DATE	BY/APP'D
A	RELEASE TO DOCUMENT CONTROL	ECN-MKT-MLP16B	21-2-05	FEITAN
B	Lead length Changed from 0.35-0.45 to 0.30-0.40	ECN-MKT-MLP16B revB	10-6-05	Jkingsbury



TOP VIEW



RECOMMENDED LAND PATTERN



SIDE VIEW



BOTTOM VIEW

NOTES:

A. CONFORMS TO JEDEC REGISTRATION MO-220, VARIATION WEED-Pending, DATED pending
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
D. DIMENSIONS ARE EXCLUSIVE OF BURS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

MLP16BrevB

APPROVALS	DATE
DRAWN FEITAN	18-2-2005
DFTG. CHK. J. KINGSBURY	6-6-2005
ENGR. CHK. D. CHONG	6-6-2005

FAIRCHILD SEMICONDUCTOR® Bayan Lepas, FIZ, 11900, Penang, Malaysia.

16LD, MLP, QUAD, JEDEC MO-220, 3MM SQUARE

PROJECTION INCH [MM]

SCALE	SIZE	DRAWING NUMBER	REV
N/A	N/A	MKT-MLP16B	B

DO NOT SCALE DRAWING | SHEET 1 of 1

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™
AttitudeEngine™
Awinda®
AX-CAP®*
BitSiC™
Build it Now™
CorePLUS™
CorePOWER™
CROSSVOLT™
CTL™
Current Transfer Logic™
DEUXPEED®
Dual Cool™
EcoSPARK®
EfficientMax™
ESBC™
®
Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FAST®
FastvCore™
FETBench™
FPS™
F-PFS™
FRFET®
Global Power Resource℠
GreenBridge™
Green FPS™
Green FPS™ e-Series™
G*max*™
GTO™
IntelliMAX™
ISOPLANAR™
Making Small Speakers Sound Louder and Better™
MegaBuck™
MICROCOUPLER™
MicroFET™
MicroPak™
MicroPak2™
MillerDrive™
MotionMax™
MotionGrid®
MTi®
MTx®
MVN®
mWSaver®
OptoHiT™
OPTOLOGIC®
OPTOPLANAR®
®
PowerTrench®
PowerXS™
Programmable Active Droop™
QFET®
QS™
Quiet Series™
RapidConfigure™
™
Saving our world, 1mW/W/kW at a time™
SignalWise™
SmartMax™
SMART START™
Solutions for Your Success™
SPM®
STEALTH™
SuperFET®
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SupreMOS®
SyncFET™
Sync-Lock™
SYSTEM GENERAL®*
TinyBoost®
TinyBuck®
TinyCalc™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
TranSiC™
TriFault Detect™
TRUECURRENT®*
µSerDes™
SerDes™
UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
VoltagePlus™
XS™
Xsens™
仙童™

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT HTTP://WWW.FAIRCHILDSEMI.COM. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I73