

**CMS405, CMS406 4 MEGABYTE
CMS407, CMS408 2 MEGABYTE
DRAM MEMORY CARDS**

SMNS405A-JUNE 1991—REVISED JANUARY 1993

- Credit Card Size
(85.6 mm × 54 mm × 3.4 mm)
- Single 5-V Power Supply ($\pm 5\%$ Tolerance)
- Enhanced Page Mode Operation
- CMS405 — 2M × 18/2RAS/2CAS
CMS406 — 2M × 16/2RAS/2CAS
CMS407 — 1M × 18/1RAS/2CAS
CMS408 — 1M × 16/1RAS/2CAS
- Operating Temperature . . . 0°C to 55°C
- Standard 60-Pin Two-Piece Connector
- CMOS Buffered Inputs on All Inputs Except RAS and DQ
- 3-State Unlatched Output
- Low Power Dissipation
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	READ CYCLE
	t_{RAC}	t_{CAC}	t_{RC}
CMS40x-7	70 ns	25 ns	130 ns
CMS40x-8	80 ns	27 ns	150 ns

description


The CMS405/6/7/8 series are dynamic random-access memory cards designed to be used as internal system memory or as external add-on memory.

These cards have CMOS buffers added to the CAS, W, and address inputs to minimize loading caused by the module. RAS and data in/out remain compatible with Series 74 TTL.

The cards can operate in enhanced page mode. All address lines and data are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The common I/O features of the CMS405/6/7/8 dictate the use of early write cycles.

**60-PIN MEMORY CARD
(CONNECTOR VIEW)**



PIN NOMENCLATURE

A0-A9	Address Inputs
CAS0, CAS1	Column-Address Strobe
DQ0-DQ17	Data Inputs/Outputs
PD1-PD5	Presence Detect
RAS0, RAS2	Row-Address Strobe
VCC	5-V Power Supply
VSS	Ground
W	Write Enable
NC	No Internal Connection

CMS405, CMS406 4 MEGABYTE CMS407, CMS408 2 MEGABYTE DRAM MEMORY CARDS

SMNS405A-JUNE 1991-REVISED JANUARY 1993

operation

The CMS405/6/7/8 cards are divided into separate banks of memory as shown in the functional block diagrams. Each bank is selectable using $\overline{\text{RAS}}\text{x}$ and $\overline{\text{CAS}}\text{x}$ as shown in the table below. $\overline{\text{RAS}}0$ and $\overline{\text{RAS}}2$ control which side of the DRAM banks are connected to the memory card DQ pins. Therefore, only one $\overline{\text{RAS}}$ signal may be active during any read or write cycle.

Table 1. Memory Bank Definition

DATA BLOCK	RASx		$\overline{\text{CAS}}\text{x}$
	Side 1	Side 2	
DQ0-DQ7, DQ8†	RAS0	RAS2	CAS0
DQ9-DG16, DQ17†	RAS0	RAS2	CAS1

† DQ8 and DQ17 are not available on CMS406 and CMS408; only side one is available on CMS407 and CMS408.

power up

To achieve proper device operation, an initial pause of 200 μs followed by a minimum of eight initialization cycles is required after full V_{CC} level is achieved. The eight initialization cycles need to include at least one refresh ($\overline{\text{RAS}}$ -only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$) cycle.

specifications

Refresh period is extended to 16 ms. During this period, each of the 1024 rows must be strobed with $\overline{\text{RAS}}$ to retain data. The nine least significant row addresses (A0-A8) must be refreshed every 8 ms.


memory card components

- Meets JEDEC standard
- UL approved materials
- Plugs into molex connector part number 53213-6011 or equivalent



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001


CMS405 functional block diagram



**CMS405, CMS406 4 MEGABYTE
CMS407, CMS408 2 MEGABYTE
DRAM MEMORY CARDS**

SMNS405A-JUNE 1991-REVISED JANUARY 1993


CMS406 functional block diagram



**TEXAS
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001


CMS407 functional block diagram



**CMS405, CMS406 4 MEGABYTE
CMS407, CMS408 2 MEGABYTE
DRAM MEMORY CARDS**

SMNS405A-JUNE 1991-REVISED JANUARY 1993

CMS408 functional block diagram



TEXAS
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

**CMS405, CMS406 4 MEGABYTE
CMS407, CMS408 2 MEGABYTE
DRAM MEMORY CARDS**

SMNS405A~JUNE 1991~REVISED JANUARY 1993

Table 2. Pin Definition for Presence Detect

	CONFIGURATION			SPEED	
	PD1(3)	PD2(4)	PD3(2)	PD4(58)	PD5(57)
CMS405-8†	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}

† Presence detect is defined only for 80 ns version of the CMS405.

Table 3. Pin Definition

DEVICE	RAS2/NC (52)	DQ8/NC (19)	DQ17/NC (20)
CMS405	RAS2	DQ8	DQ17
CMS406	RAS2	NC	NC
CMS407	NC	DQ8	DQ17
CMS408	NC	NC	NC

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range on any pin (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Voltage range on V _{CC}	-0.5 V to 6 V
Short circuit output current	50 mA
Power dissipation (CMS405)	11.5 W
Power dissipation (CMS406)	9.5 W
Power dissipation (CMS407)	6.5 W
Power dissipation (CMS408)	5.5 W
Operating free-air temperature	0°C to 55°C
Storage temperature	-40°C to 85°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.75	5	5.25	V
V _{IH}	High-level input voltage	CAS̄, W̄, address lines	0.7 V _{CC}	6.5	V
		RAS̄ and DQ lines	2.4		
V _{IL}	Low-level input voltage (see Note 2)	CAS̄, W̄, address lines	0.3 V _{CC}	0.8	V
		RAS̄ and DQ lines	-1		
T _A	Operating free air temperature	0	55	°C	

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.



CMS405 4 MEGABYTE DRAM MEMORY CARD

SMNS405A-JUNE 1991-REVISED JANUARY 1993

electrical characteristics over full range of recommended operating conditions

PARAMETER	TEST CONDITIONS	CMS405			UNIT
		MIN	NOM	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4	V
V _{OL}	Low-level output voltage	I _{IL} = 4.2 mA		0.4	V
I _I	Input current for addresses, CASx, and W	V _I = 0 to 5.25 V, V _{CC} = 5 V, All other pins = 0 V to V _{CC}		±10	μA
I _I	Input current RASx (leakage)	V _I = 0 to 5.25 V, V _{CC} = 5 V, All other pins = 0 V to V _{CC}		±60	μA
I _O	Output current (leakage)	V _O = 0 to V _{CC} , V _{CC} = 5.25 V, CASx high		±20	μA

electrical characteristics over full range of recommended operating conditions (see Note 3)

PARAMETER	TEST CONDITIONS	CMS405-7		CMS405-8		UNIT
		MIN	MAX	MIN	MAX	
I _{CC1}	Read or write cycle current	Minimum cycle, V _{CC} = 5.25 V, Maximum of 2 address transitions per memory cycle. Only one RAS active at any time.		602	542	mA
I _{CC2}	Standby current	After 1 memory cycle, RAS and CAS high, All other signals stable, V _{CC} = 5.25 V.		25	25	mA
I _{CC3}	Average refresh current (RAS only or CBR)	Minimum cycle, V _{CC} = 5.25 V, Maximum of 2 address transitions per memory cycle, RAS active, CAS high.		1130	1010	mA
I _{CC4}	Average page current	t _{PC} = minimum, V _{CC} = 5.25 V, Maximum of 2 address transitions per memory cycle. Only one RAS active at any time, RAS low, CAS cycling.		542	482	mA

NOTE 3: V_{IH} = V_{CC} - 0.2 V and V_{IL} = 0 V for all operating currents.

capacitance over recommended ranges of supply voltage and operating free-air temperature,
f = 1 MHz

PARAMETER	CMS405			UNIT
	MIN	NOM	MAX	
C _{i(A)}	Input capacitance, address inputs		15	pF
C _{i(RAS)}	Input capacitance, RAS inputs		42	pF
C _{i(CAS)}	Input capacitance, CAS inputs		15	pF
C _{i(W)}	Input capacitance, W input		15	pF
C _{i(DQ)}	Input/output capacitance of DQ pins (DQ0-DQ7, DQ9-DQ16)		14	pF
C _{i(DQ)}	Input/output capacitance of DQ pins (DQ8, DQ17)		24	pF

electrical characteristics over full range of recommended operating conditions

PARAMETER	TEST CONDITIONS	CMS406			UNIT
		MIN	NOM	MAX	
V_{OH}	High-level output voltage	$I_{OH} = -5$ mA		2.4	V
V_{OL}	Low-level output voltage	$I_{IL} = 4.2$ mA		0.4	V
I_I	Input current for addresses, \overline{CAS}_x , and \overline{W}	$V_I = 0$ to 5.25 V, $V_{CC} = 5$ V, All other pins = 0 V to V_{CC}		± 10	μA
I_I	Input current \overline{RAS}_x (leakage)	$V_I = 0$ to 5.25 V, $V_{CC} = 5$ V, All other pins = 0 V to V_{CC}		± 40	μA
I_O	Output current (leakage)	$V_O = 0$ to V_{CC} , $V_{CC} = 5.25$ V, CAS_x high		± 20	μA

electrical characteristics over full range of recommended operating conditions (see Note 3)

PARAMETER	TEST CONDITIONS	CMS406-7		CMS406-8		UNIT
		MIN	MAX	MIN	MAX	
I_{CC1}	Read or write cycle current	Minimum cycle, $V_{CC} = 5.25$ V, Maximum of 2 address transitions per memory cycle. Only one RAS active at any time.		418	378	mA
I_{CC2}	Standby current	After 1 memory cycle, RAS and \overline{CAS} high. All other signals stable, $V_{CC} = 5.25$ V.		17	17	mA
I_{CC3}	Average refresh current (RAS only or CBR)	Minimum cycle, $V_{CC} = 5.25$ V, Maximum of 2 address transitions per memory cycle, RAS active, \overline{CAS} high.		770	690	mA
I_{CC4}	Average page current	t_{PC} = minimum, $V_{CC} = 5.25$ V, Maximum of 2 address transitions per memory cycle. Only one RAS active at any time, RAS low, CAS cycling.		378	338	mA

NOTE 3. $V_{IH} = V_{CC} - 0.2$ V and $V_{IL} = 0$ V for all operating currents.**capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1$ MHz**

PARAMETER	CMS406		UNIT
	MIN	MAX	
$C_i(A)$ Input capacitance, address inputs		15	pF
$C_i(RAS)$ Input capacitance, \overline{RAS} inputs		28	pF
$C_i(CAS)$ Input capacitance, \overline{CAS} inputs		15	pF
$C_i(W)$ Input capacitance, \overline{W} input		15	pF
$C_i(DQ)$ Input/output capacitance of DQ pins		14	pF

CMS407 2 MEGABYTE DRAM MEMORY CARD

SMNS405A—JUNE 1991—REVISED JANUARY 1993

electrical characteristics over full range of recommended operating conditions

PARAMETER	TEST CONDITIONS	CMS407			UNIT
		MIN	NOM	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4	V
V _{OL}	Low-level output voltage	I _{IL} = 4.2 mA		0.4	V
I _I	Input current for addresses, CASx, and W	V _I = 0 to 5.25 V, V _{CC} = 5 V, All other pins = 0 V to V _{CC}		±10	µA
I _I	Input current RAS _x (leakage)	V _I = 0 to 5.25 V, V _{CC} = 5 V, All other pins = 0 V to V _{CC}		±60	µA
I _O	Output current (leakage)	V _O = 0 to V _{CC} , V _{CC} = 5.25 V, CASx high		±10	µA

electrical characteristics over full range of recommended operating conditions (see Note 3)

PARAMETER	TEST CONDITIONS	CMS407-7		CMS407-8		UNIT
		MIN	MAX	MIN	MAX	
I _{CC1}	Read or write cycle current	Minimum cycle, V _{CC} = 5.25 V, Maximum of 2 address transitions per memory cycle. Only one RAS active at any time.	590		530	mA
I _{CC2}	Standby current	After 1 memory cycle, RAS and CAS high, All other signals stable, V _{CC} = 5.25 V.	13		13	mA
I _{CC3}	Average refresh current (RAS only or CBR)	Minimum cycle, V _{CC} = 5.25 V, Maximum of 2 address transitions per memory cycle, RAS active, CAS high.	590		530	mA
I _{CC4}	Average page current	t _{PC} = minimum, V _{CC} = 5.25 V, Maximum of 2 address transitions per memory cycle. Only one RAS active at any time, RAS low, CAS cycling.	530		470	mA

NOTE 3: V_{IH} = V_{CC} - 0.2 V and V_{IL} = 0 V for all operating currents.

capacitance over recommended ranges of supply voltage and operating free-air temperature,
f = 1 MHz

PARAMETER	CMS407		UNIT
	MIN	MAX	
C _{i(A)} Input capacitance, address inputs	15	pF	
C _{i(RAS)} Input capacitance, RAS inputs	42	pF	
C _{i(CAS)} Input capacitance, CAS inputs	15	pF	
C _{i(W)} Input capacitance, W input	15	pF	
C _{i(DQ)} Input/output capacitance of DQ pins (DQ0–DQ7, DQ9–DQ16)	14	pF	
C _{i(DQ)} Input/output capacitance of DQ pins (DQ8, DQ17)	12	pF	



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

electrical characteristics over full range of recommended operating conditions

PARAMETER	TEST CONDITIONS	CMS408			UNIT
		MIN	NOM	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4	V
V _{OL}	Low-level output voltage	I _{IL} = 4.2 mA		0.4	V
I _I	Input current for addresses, CAS _x , and W	V _I = 0 to 5.25 V, V _{CC} = 5 V, All other pins = 0 V to V _{CC}		±10	µA
I _I	Input current RAS _x (leakage)	V _I = 0 to 5.25 V, V _{CC} = 5 V, All other pins = 0 V to V _{CC}		±40	µA
I _O	Output current (leakage)	V _O = 0 to V _{CC} , V _{CC} = 5.25 V, CAS _x high		±10	µA

electrical characteristics over full range of recommended operating conditions (see Note 3)

PARAMETER	TEST CONDITIONS	CMS408-7		CMS408-8		UNIT
		MIN	MAX	MIN	MAX	
I _{CC1}	Read or write cycle current	Minimum cycle, V _{CC} = 5.25 V, Maximum of 2 address transitions per memory cycle. Only one RAS active any time.	410		370	mA
I _{CC2}	Standby current	After 1 memory cycle, RAS and CAS high. All other signals stable, V _{CC} = 5.25 V.		9	9	mA
I _{CC3}	Average refresh current (RAS only or CBR)	Minimum cycle, V _{CC} = 5.25 V, Maximum of 2 address transitions per memory cycle, RAS active, CAS high.	410		370	mA
I _{CC4}	Average page current	t _{PC} = minimum, V _{CC} = 5.25 V, Maximum of 2 address transitions per memory cycle. Only one RAS active any time, RAS low, CAS cycling.	370		330	mA

NOTE 3. V_{IH} = V_{CC} - 0.2 V and V_{IL} = 0 V for all operating currents.

**capacitance over recommended ranges of supply voltage and operating free-air temperature,
f = 1 MHz**

PARAMETER	CMS408		UNIT
	MIN	MAX	
C _{i(A)} Input capacitance, address inputs	15	pF	
C _{i(RAS)} Input capacitance, RAS inputs	28	pF	
C _{i(CAS)} Input capacitance, CAS inputs	15	pF	
C _{i(W)} Input capacitance, W input	15	pF	
C _{i(DQ)} Input/output capacitance of DQ pins	14	pF	

**CMS405, CMS406 4 MEGABYTE
CMS407, CMS408 2 MEGABYTE
DRAM MEMORY CARDS**

SMNS405A-JUNE 1991-REVISED JANUARY 1993

A low-power battery-backup refresh mode is available. Data integrity is maintained using CAS-before-RAS refresh with a period of 125 μ s, holding RAS low for less than 1 μ s. To minimize current consumption, all other input levels need to be kept stable at CMOS input levels.

All values remain the same as the standard memory card except the following:

PARAMETER	TEST CONDITIONS	CMS405L	CMS406L	CMS407L	CMS408L
I _{CC2} Standby current	RAS and CAS high, V _{IH} = V _{CC} - 0.2 V, V _{IL} = 0 V All other signals stable at V _{IH} or V _{IL}	5 mA	4 mA	3 mA	2 mA
I _{CC10} Battery backup current	t _{RC} = 125 μ s, t _{RAS} < 1 μ s, V _{IH} = V _{CC} - 0.2 V, V _{IL} = 0 V All other signals stable at V _{IH} or V _{IL}	7 mA	5 mA	4 mA	3 mA
I _{REF} Refresh	1024 Cycle	128 ms	128 ms	128 ms	128 ms

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	CMS40x-7		CMS40x-8		UNIT
	MIN	MAX	MIN	MAX	
t _{CAC} Access time from CAS low			25	27	ns
t _{CAA} Access time from column-address			42	47	ns
t _{RAC} Access time from RAS low			70	80	ns
t _{CAP} Access time from column precharge			47	52	ns
t _{CLZ} CAS low to output in low Z	0		0		ns
t _{OFF} Output disable time after CAS high (see Note 4)	0	25	0	27	ns

NOTE 4: t_{OFF} is specified when the output is no longer driven.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	CMS40x-7		CMS40x-8		UNIT
	MIN	MAX	MIN	MAX	
t _{RC} Read cycle time	130		150		ns
t _{WC} Write cycle time	130		150		ns
t _{PC} Page mode read or write cycle time (see Note 5)	52		57		ns
t _{CP} Pulse duration, CAS high	10		10		ns
t _{CAS} Pulse duration, CAS low	25	10 000	27	10 000	ns
t _{RP} Pulse duration, RAS high	50		60		ns
t _{RAS} Pulse duration, RAS low	70	10 000	80	10 000	ns
t _{TRASP} Page mode, pulse duration, RAS low	70	100 000	80	100 000	ns
t _{TASC} Column address setup time before CAS low	0		0		ns
t _{TASR} Row address setup time before RAS low	7		7		ns
t _{TDS} Data setup time before CAS low	0		0		ns

Continued next page

NOTE 5: To assure t_{PC} min, t_{TASC} should be greater than or equal to 5 ns.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

**CMS405, CMS406 4 MEGABYTE
CMS407, CMS408 2 MEGABYTE
DRAM MEMORY CARDS**

SMNS405A-JUNE 1991-REVISED JANUARY 1993

timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

PARAMETER	CMS40x-7		CMS40x-8		UNIT
	MIN	MAX	MIN	MAX	
tRCS Read setup time before $\overline{\text{CAS}}$ low	0		0		ns
tWCS \overline{W} low setup before $\overline{\text{CAS}}$ low	0		0		ns
tCWL \overline{W} low setup before $\overline{\text{CAS}}$ high	18		20		ns
tRWL \overline{W} low setup before $\overline{\text{RAS}}$ high	25		27		ns
tWSR \overline{W} high setup ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh only)	17		17		ns
tCAH Column address hold time after $\overline{\text{CAS}}$ low	15		15		ns
tRAH Row address hold time after $\overline{\text{RAS}}$ low	10		12		ns
tAR Column address hold time after $\overline{\text{RAS}}$ low (see note 6)	55		60		ns
tDH Data hold time after $\overline{\text{CAS}}$ low	15		15		ns
tDHR Data hold time after $\overline{\text{RAS}}$ low	55		60		ns
tRCH Read hold time after $\overline{\text{CAS}}$ high (see Note 7)	0		0		ns
tRRH Read hold time after $\overline{\text{RAS}}$ high (see Note 7)	0		0		ns
tWCH Write hold time after $\overline{\text{CAS}}$ low	15		15		ns
tWCR Write hold time after $\overline{\text{RAS}}$ low (see Note 6)	55		60		ns
tWHR \overline{W} high hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh only)	10		10		ns
tCSH Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	70		80		ns
tCRP Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	7		7		ns
tRSH Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	25		27		ns
tRCD Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (see Note 8)	20	47	22	53	ns
tRAD Delay time, $\overline{\text{RAS}}$ low to column address (see Note 8)	15	28	17	33	ns
tRAL Delay time, column address to $\overline{\text{RAS}}$ high	42		47		ns
tCAL Delay time, column address to $\overline{\text{CAS}}$ high	35		40		ns
tCHR Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high (see Note 9)	15		20		ns
tCSR Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low (see Note 9)	17		17		ns
tRPC Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low (see Note 9)	0		0		ns
tREF Refresh time interval (distributed)			16		16 ns
t _T Transition time (see Note 10)	3	50	3	50	ns

NOTES: 6. The minimum value is measured when tRCD is set to tRCD (min) as a reference.

7. Either tRCH or tRRH must be satisfied for a read cycle.

8. Maximum values specified to assure access times.

9. $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh only.

10. All cycle times assume t_T = 5 ns.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

**CMS405, CMS406 4 MEGABYTE
CMS407, CMS408 2 MEGABYTE
DRAM MEMORY CARDS**

SMNS405A-JUNE 1991-REVISED JANUARY 1993



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001