July 1988

Edition 1.0

FUJITSU

1M x 8 DRAM MODULE

1.048.576 x 8 BIT DYNAMIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85231 is a fully decoded, dynamic CMOS random access memory module with eight MB81C1001, in 26-pin SOJ packages, and eight .22µF decoupling capacitor under the each memory, mounted on a 30-pin SIP or a 30-pad SIMM module. Organized as 1,048,576 x 8-bit words, the MB85231 PCB module is optimized for those applications requiring high density and large memory storage capability. The operation and electrical characteristics of the MB85231 are the same as the MB81C1001 devices which feature a Nibble mode operation.


- 1.048,576 x 8 DRAM, 30-pin SIP and SIMM
- RAS access time (trac): 100 ns max. (MB85231-10) 120 ns max. (MB85231-12)
- · Cycle time (tRc): 180 ns min. (MB85231-10) 210 ns max. (MB85231-12)
- · Column access time (tcac): 30 ns max. (MB85231-10) 35 ns max. (MB85231-12)
- Nibble mode cycle time (tnc): 50 ns max. (MB85231-10) 55 ns max. (MB85231-12)
- Dual +5V supply, ±10% tolerance

Low power:

Active = 2640 mWmax (MB85231-10) 2200mW max. (MB85231-12)

Standby = 44 mWmax. (CMOS level)

- Refresh:
 - 8.2 ms / 512 refresh cycle - "RAS-only", "CAS-before-RAS" and
 - "Hidden" refresh capability
- · Nibble Mode Read and Write capability
- Leaded and Leadless type are available.
- JEDEC standard (30 pin SIP) pin assignment



YCC 1 CAS 2 DQ0 3 A0 4 A1 5 DQ1 6 A2 7 A3 8 VSS 9 DQ2 10 A4 11 DQ3 13 A6 14 A5 12 DQ3 13 A6 14 A7 15 DQ4 16 A8 17 A9 18 B
NC 28 D CC 30

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance

ABSOLUTE MAXIMUM RATINGS (see Note)


Rating	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1 to +7	V
Voltage on V _{CC} supply relative to Vss	Vcc	-1 to +7	٧
Storage temperature	T _{STG}	-55 to 125	°C
Power dissipation	Po	8.0	w
Short circuit output current		50	mA


NOTE: Permanent device damage may occur if the above Absolute
Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Copyright 1989 FUJITSU LIMITED

MB85231-10 MB85231-12

FUJITSU





CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A9	CIN1	_	56	pF
Input Capacitance, RAS	CiN2		47	pF
Input Capacitance, CAS	CIN3		49	pF
Input Capacitance, WE	CiN4	_	46	pF
I/O Capacitance, DQ0 to DQ7	Cpq		14	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to Vss)

Parameter	Symbol	Min	Тур	Мах	Unit
Supply Voltage	Vcc Vss	4.5 0	5.0 0	5.5 0	V
input High Leve, all inputs	VIH	2.4		6.5	٧
Input Low Level, all inputs all DQs	VIL1 VIL2	-2.0 -1.0*1		0.8 0.8	v v
Operating Temperature Range	TA	0	25	70*2	°C

Note:

The device will withstand undershoots to the -2.0V level with a maximum pulse width of 20ns at the -1.5V level.
 Maximum ambient temperature is permissible under certain conditions.



DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Тур	Max	Unit
OPERATING CURRENT*	MB85231-10				480	mA
Average Power Supply Current (RAS, CAS cycling; trac=min.)	MB85231~12	ICC1			400	l ma
STANDBY CURRENT	TTL level				16	mA
Power Supply Current (RAS = CAS = VIH)	CMOS level	lcc2			8	
REFRESH CURRENT 1	MB85231-10				440	mA
Average Power Supply Current (CAS=VIH; RAS=min cycling)	MB85231-12	ICC3			360	IIIA
NIBBLE MODE CURRENT Average Power Supply Current (RAS=VIL, CAS=min cycling)	MB85231-10	_			320	
	MB85231-12	ICC4			264	mA
REFRESH CURRENT 2	MB85231-10				440	
Average Power Supply Current (CAS-before-RAS; trac=min)	MB85231-12	Iccs			360	mA
INPUT LEAKAGE CURRENT		(IL	-30		30	μА
OUTPUT LEAKAGE CURRENT		loL	-10		10	μΑ
OUTPUT HIGH LEVEL (IOH=-5mA)		Vон	2.4			v
OUTPUT LOW LEVEL (IOL=4.2mA)		Vol			0.4	V

Note: * Icc is dependent on output loading and cycle rates. Specified values are obtained with the output open.

AC CHARACTERISTICS

(At recommended operating conditions otherwise noted.) Notes 1, 2, 3

Parameter		Symbol	MB8	5231-10	MB85231-12		Unit
	NOTES		Min.	Max.	Min.	Max.	
Time Between Refresh		tref		8.2		8.2	ms
Random Read/Write Cycle Time	4	tac	180		210		ns
Access Time from RAS	5,8	trac		100		120	ns
Access Time from CAS	6,8	tcac		30		35	ns
Access Time from Column Address	7,8	taa		50		60	ns
Output Data Hold Time		tон	10		10		ns
Output Buffer Turn On Delay Time		ton	5		5		ns
Output Buffer Turn Off Delay Time	9	toff		25		25	ns
Input Transition Time		t⊤	3	50	3	50	ns
RAS Precharge Time		tre	70		80		ns
RAS Pulse Width		tras	100	100000	120	100000	ns
RAS Hold Time		tяsн	30		35		ns
CAS to RAS Precharge Time		tore	0		0		ns
RAS to CAS Delay Time	10,11	trco	20	70	20	85	ns
CAS Pulse Width		tcas	30		35		ns
CAS Hold Time		tcsн	100		120		ns
Row Address Setup Time		tasa	0		0		ns
Row Address Hold Time		trah	15		15		ns
Column Address Setup Time		tasc	0		0		ns
Column Address Setup Time		tcah	15		20		ns
RAS to Column Address Delay Time	12	TRAD	20	50	20	60	ns
Column Address to RAS Lead Time		İRAL	50		60		ns
Read Command Setup Time		trics	0		0		ns
Read Command Hold Time		terh	0		0		ns
Referenced to RAS	13						
Read Command Hold Time		trch	0		0		ns
Referenced to CAS	13						
Write Command Setup Time	14	twcs	0		0		ns
Write Command Hold Time		twch	15		20		ns
WE Pulse Width		twp	15		20		ns
Write Command to RAS Lead Time		trwL	25		30		ns
Write Command to CAS Lead Time		tcwL	20		25		ns
DIN Setup Time		tos	0		0		ns
DIN Hold Time		tон	15		20		ns
Nibble Mode Read/Write Cycle Time		tnc	50		55		ns
Access Time from CAS Precharge	8,15	tcpa .		60		55	ns
Nibble Mode CAS Precharge Time		tncp	15		15		ns

AC CHARACTERISTICS (Continued)


(At recommended operating conditions otherwise noted.) Notes 1, 2, 3


Parameter	Symbol	MB85	230-10	MB852	MB85230-12	
NOTES		Min.	Max.	Min.	Мах.	
CAS Precharge Time (CAS-before RAS refresh)	topn	15		15		ns
RAS Precharge Time to CAS Active Time (Refresh Cycles)	tapc	0		0		ns
CAS Setup Time for CAS-before- RAS Refresh	tosa	0		0		ns
CAS Hold Time for CAS-before- RAS Refresh	tohr	15		20		ns


NOTES:


- An initial pause (RAS=CAS=VIH) of 200 µs is required after power-up followed by any 8 RAS-only cycles before proper device operation is <u>achieved</u>. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 2. AC characteristics assume tT=5ns
- 3. Vi⊢ (min) and Vi∟ (max) are reference levels for measuring timing of input signals. Also, transition times are measured between Vi⊢ (min) and Vi∟ (max).
- 4. The minimum cycle time depends upon the ambient temperature and cooling condition. See Fig. 3.
- Assumes that tRCD ≤ tRCD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 4 and 5.
- 6. If tRCD \geq tRCD (max), tRAD \geq tRAD (max), and tASC \geq tAA-tCAS-TT, access time is tCAC.
- 7. If tRAD ≥ tRAD (max), tasc ≥ taa-tcas-tr, access time is taa.
- 8. Measured with a load equivalent to two TTL loads and 100 pF.
- 9. toff is specified that output buffer changes to high impedance state.
- 10. Operation within the tRCD (max) limit insures that tRAC (max) can be met, tRAC (max) is specifies as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAS or tAA.
- 11. tRCD (min) = tRAH (min) +2tT + tASC (min).
- 12. Operation within the tRAD (max) limit insures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or tAA.
- 13. Either tran or trich must be satisfied for a read cycle.
- 14. twcs is specified as a reference point only. If tWCS(min), the DQn pins will maintain impedance(High-Z) state throughout the entire cycle.
- 15. tcpa is access time from the selection of a new column address (that is caused by changing CAS from VIL to VIH.).


 Therefore, if tcp is short, tcac is longer than tcac (max).











TNCP

tos

tDH

tcwL

ton

VALID DATA

tcas

tCAS

twch

tcas towL •

tRWL -

twp

tDH


Don't Care


CAS

ADDRESSES


WE

(INPUT)





FUJITSU MB85231-10 MB85231-12



DESCRIPTION

Block Analysis:

As shown in Fig. 1 and Fig. 2, the MB85231 is composed of eight MB81C1001, and the memory selection of the each MB81C1001 consists of a 1024-by-1024 cell matrix. Operational modes of this module are specified below.

Address Inputs:

A total of twenty binary input address bits are required to decde any 8-bit of the 8,388,608 storage cells within the MB85231. Ten row address bits are established on the address input pins (A0 to A9) and latched with the Row Address Strobe, RAS. The ten column address bits are established on the address input pins(Ao to A9) and latched with the Column Address Strobe, CAS. All row and column addresses must be stable on or before the falling edge of RAS and CAS, respectively. Since the flow through type address latches are used, address Information at address pins are automatically latched as column address after tRAH (min)+ tT. If tRAD \geq tRAD (max), access time is tCAC or tAA whichever occurs later.

Write Enable:

Read or Write mode is selected with the WE inputs. A high on WE selects read cycle and low selects write mode.

Data Input/Output:

1. Data Input;

In write cycle, the 8-bit data is written into the MB85231 during write cycle through each DQ pins. Each input data is strobed and latched by falling edge of CAS, and WE must be brought to VIL before falling edge of CAS, data input strobed by CAS, and setup and hold times are referenced to CAS.

2. Data Output;

The output buffers on each chip are three state TTL compatible with a fan out of 2 TTL loads. Output data has the same porality as input data. The outputs are in high impedance state until CAS is brought low. In a read cycle, the output becomes valid within todo or tall whichever occurs later after falling edge of CAS. The data output remans valid until CAS returns to high.

Read Cycle:

The read cycle is executed by keeping both RAS and CAS=VIL and keeping WE=VIH throughout the cycle. The row and column addresses are latched with RAS and CAS, respectively. The output data is remain valid with CAS=Vil., i.e., if CAS goes VIH, the data becomes invalid with toh. The access time is determined by RAS (tRAC), CAS(tCAC), or Column address input (taa). If tRCD(RAS to CAS delay time) is greater than the specification, the access time is tCAC. If tRAD is greater than the specification, the access time is taa.

Write Cycle:

The write cycle is executed by the same manner as read cycle except for the state of WE. The 8-bit data on DQ pins are latched with the falling edge of CAS and written into memory. In addition, during write cycle, tRWL, tCWL, and tRAL must be satisfied the specifications.

Nibble Mode:

The nibble mode is a 4-bit serial access mode allows high speed addressing with CAS during read or write cycle. The each cell accessed dring nibble mode are determined by the combination of row and column address on A9(RA9 and CA9). The two address are used to select one of four bits for initial access. After the first bits is accessed by normal read or write mode, the remaining nibble bits can be accessed by toggling CAS, high to row level. Toggling CAS causes RA9 and CA9 to be increased internally while all other address bits are held constant and makes the next nibble bit available for access. Refer to Table 1 for nibble mode address sequence.

If more than four bits are accessed during nibble mode, the address sequence will begin to repeat.

Nibble Mode Read Cycle:

The nibble mode write cycle is also executed after normal cycle with holding RAS=VIL, applying column address and CAS. and keeping WE=VIH. Since all address during nibble mode cycle is latched by normal cycle, the read operation is simplified.

2. Nibble Mode Read Cycle:

The nibble mode write cycle is also executed by the same manner as nibble mode read cycle except for the state of WE. The data on each DQ is latched with the falling edge of CAS and written into the memory.

DESCRIPTION (Continued)

The refresh of DRAM is executed by normal read and write cycle, i.e., the cells on each one row line, At through As except for A9, are refreshed by one of two cycles. Each 512 row address must be refreshed every 8.2ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-write to the cell. The MB85230 also has three types of refresh modes. RAS-only, CAS-before-RAS, and Hidden refresh.

1. RAS-only Refresh;

The RAS-only refresh is executed by keeping RAS=ViL and keeping CAS=ViH through the cycle. The row address to be refreshed is latched with the falling edge of RAS. During this refresh, the DQ pins are kept high impedance state.

2. CAS-before-RAS Refresh;

The CAS-before-RAS refresh is executed by bringing CAS=Vil before RAS. By this combination, the MB85231 executes CAS-before-RAS refresh. The row address input is not necessary because it is generated internally.

3. Hidden Refresh;

The hidden refresh is execute dby keeping CAS=VL to next cycle during read mode, i.e., the output data at previous cycle is kept during next refresh cycle. Since the CAS is kept VIL continuously from previous cycle, followed refresh cycle should be CAS-before-RAS refresh.

Table 1 - NIBBLE MODE ADDRESS SEQUENCE

Sequence	Nibble bit	Row address	RA9	Column address	CA9	
RAS/CAS (normal mode)	1	101010101	0	101010101	0	Input address
Toggling CAS (nibble mode)	2	101010101	1	101010101	0	Generated
Toggling CAS (nibble mode)	3	101010101	0	101010101	1	internally
Toggling CAS (nibble mode)	4	101010101	1	101010101	1]/
Toggling CAS (nibble mode)	1	101010101	0	101010101	0	Sequence repeats

FUNCTIONAL TRUTH TABLE

Operation	c	Clock Input			s Input	Data	Note
Mode	RAS	CAS	WE	Row	Column	1/0	
Standby	VIH	VIH	х	×	×	High-Z	Cells are not refreshed.
Read (Normal)	VIL	VIL	VIH	Valid	Valid	Output Valid	tRCs ≥ tRCs (min)
Read (Fast Page)	VIL	VIL	VIH	Valid	Valid	Output Valid	tRCs ≥ tRCs (min) Cells are not refreshed.
Write (Normal)	VIL	VIL	>:	Valid	Valid	Input Valid	twcs ≥ twcs (min)
Write (Fast Page)	VIL	VIL	VIL	Valid	Valid	Input Valid	twcs ≥ twcs (min) Cells are not refreshed.
RAS-only Refresh	VIL	Vн	×	Valid	X	High-Z	
CAS-before- RAS Refresh	VIL	VIL	×	×	x	High-Z	tcRs ≥ tcRs (min)
Hidden Refresh	VIL *	VIL	VIH	x	х	Output Valid	Previous data is kept.


Note: X: Don't Care

RAS puts VIH at once.



PACKAGE DIMENSIONS

(Suffix: PJPB)



PACKAGE DIMENSIONS (Continued)

(Suffix: PJPS)

