

FUJITSU

1M x 8 DRAM MODULE

MB85231-10
MB85231-12


July 1988
Edition 1.0

1,048,576 x 8 BIT DYNAMIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85231 is a fully decoded, dynamic CMOS random access memory module with eight MB81C1001, in 26-pin SOJ packages, and eight .22 μ F decoupling capacitor under the each memory, mounted on a 30-pin SIP or a 30-pad SIMM module. Organized as 1,048,576 x 8-bit words, the MB85231 PCB module is optimized for those applications requiring high density and large memory storage capability. The operation and electrical characteristics of the MB85231 are the same as the MB81C1001 devices which feature a Nibble mode operation.

- 1,048,576 x 8 DRAM, 30-pin SIP and SIMM
- RAS access time (t_{RAC}):
100 ns max. (MB85231-10)
120 ns max. (MB85231-12)
- Cycle time (t_{RC}):
180 ns min. (MB85231-10)
210 ns max. (MB85231-12)
- Column access time (t_{CAC}):
30 ns max. (MB85231-10)
35 ns max. (MB85231-12)
- Nibble mode cycle time (t_{NC}):
50 ns max. (MB85231-10)
55 ns max. (MB85231-12)
- Dual +5V supply, $\pm 10\%$ tolerance
- Low power:
Active = 2640 mWmax.
(MB85231-10)
2200mW max.
(MB85231-12)
Standby = 44 mWmax.
(CMOS level)
- Refresh:
- 8.2 ms / 512 refresh cycle
- "RAS-only", "CAS-before-RAS"
and
"Hidden" refresh capability
- Nibble Mode Read and Write capability
- Leaded and Leadless type are available.
- JEDEC standard (30 pin SIP) pin assignment


PRELIMINARY



MSS-30P-P04

PIN ASSIGNMENT

VCC 1
CAS 2
DQ0 3
A0 4
A1 5
DQ1 6
A2 7
A3 8
VSS 9
DQ2 10
A4 11
A5 12
DQ3 13
A6 14
A7 15
DQ4 16
A8 17
A9 18
NC 19
DQ5 20
WE 21
VSS 22
DQ6 23
NC 24
DQ7 25
NC 26
RAS 27
NC 28
NC 29
VCC 30



ABSOLUTE MAXIMUM RATINGS (see Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-1 to +7	V
Storage temperature	T _{STG}	-55 to 125	°C
Power dissipation	P _D	8.0	W
Short circuit output current	—	50	mA

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



Fig. 1 - BLOCK DIAGRAM





Fig. 2 - BLOCK DIAGRAM FOR EACH CHIP





CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Symbol	Typ	Max	Unit
Input Capacitance, A0 to A9	CIN1	—	56	pF
Input Capacitance, $\overline{\text{RAS}}$	CIN2	—	47	pF
Input Capacitance, $\overline{\text{CAS}}$	CIN3	—	49	pF
Input Capacitance, $\overline{\text{WE}}$	CIN4	—	46	pF
I/O Capacitance, DQ0 to DQ7	CDQ		14	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
	VSS	0	0	0	V
Input High Level, all Inputs	VIH	2.4		6.5	V
Input Low Level, all Inputs all DQs	VIL1	-2.0		0.8	V
	VIL2	-1.0 ^{*1}		0.8	V
Operating Temperature Range	TA	0	25	70 ^{*2}	°C

Note: ^{*1} The device will withstand undershoots to the -2.0V level with a maximum pulse width of 20ns at the -1.5V level.
^{*2} Maximum ambient temperature is permissible under certain conditions.



MB85231-10
MB85231-12

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Typ	Max	Unit
OPERATING CURRENT* Average Power Supply Current (RAS, CAS cycling; t _{RC} =min.)	MB85231-10	I _{CC1}			480	mA
	MB85231-12				400	
STANDBY CURRENT Power Supply Current (RAS = CAS = V _{IH})	TTL level	I _{CC2}			16	mA
	CMOS level				8	
REFRESH CURRENT 1 Average Power Supply Current (CAS=V _{IH} ; RAS=min cycling)	MB85231-10	I _{CC3}			440	mA
	MB85231-12				360	
NIBBLE MODE CURRENT Average Power Supply Current (RAS=V _{IL} , CAS=min cycling)	MB85231-10	I _{CC4}			320	mA
	MB85231-12				264	
REFRESH CURRENT 2 Average Power Supply Current (CAS-before-RAS; t _{RC} =min)	MB85231-10	I _{CC5}			440	mA
	MB85231-12				360	
INPUT LEAKAGE CURRENT		I _{IL}	-30		30	μA
OUTPUT LEAKAGE CURRENT		I _{OL}	-10		10	μA
OUTPUT HIGH LEVEL (I _{OH} =-5mA)		V _{OH}	2.4			V
OUTPUT LOW LEVEL (I _{OL} =4.2mA)		V _{OL}			0.4	V

Note: * I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

AC CHARACTERISTICS

(At recommended operating conditions otherwise noted.) Notes 1, 2, 3

Parameter NOTES	Symbol	MB85231-10		MB85231-12		Unit
		Min.	Max.	Min.	Max.	
Time Between Refresh	tREF		8.2		8.2	ms
Random Read/Write Cycle Time 4	tRC	180		210		ns
Access Time from RAS 5,8	tRAC		100		120	ns
Access Time from CAS 6,8	tCAC		30		35	ns
Access Time from Column Address 7,8	tAA		50		60	ns
Output Data Hold Time	tOH	10		10		ns
Output Buffer Turn On Delay Time	tON	5		5		ns
Output Buffer Turn Off Delay Time 9	tOFF		25		25	ns
Input Transition Time	tT	3	50	3	50	ns
RAS Precharge Time	tRP	70		80		ns
RAS Pulse Width	tRAS	100	100000	120	100000	ns
RAS Hold Time	tRSH	30		35		ns
CAS to RAS Precharge Time	tCRP	0		0		ns
RAS to CAS Delay Time 10,11	tRCD	20	70	20	85	ns
CAS Pulse Width	tCAS	30		35		ns
CAS Hold Time	tCSH	100		120		ns
Row Address Setup Time	tASR	0		0		ns
Row Address Hold Time	tRAH	15		15		ns
Column Address Setup Time	tASC	0		0		ns
Column Address Setup Time	tCAH	15		20		ns
RAS to Column Address Delay Time 12	tRAD	20	50	20	60	ns
Column Address to RAS Lead Time	tRAL	50		60		ns
Read Command Setup Time	tRCS	0		0		ns
Read Command Hold Time Referenced to RAS 13	tRRH	0		0		ns
Read Command Hold Time Referenced to CAS 13	tRCH	0		0		ns
Write Command Setup Time 14	tWCS	0		0		ns
Write Command Hold Time	tWCH	15		20		ns
WE Pulse Width	tWP	15		20		ns
Write Command to RAS Lead Time	tRWL	25		30		ns
Write Command to CAS Lead Time	tCWL	20		25		ns
DIN Setup Time	tDS	0		0		ns
DIN Hold Time	tDH	15		20		ns
Nibble Mode Read/Write Cycle Time	tNC	50		55		ns
Access Time from CAS Precharge 8,15	tCPA		60		55	ns
Nibble Mode CAS Precharge Time	tNCP	15		15		ns



AC CHARACTERISTICS (Continued)


(At recommended operating conditions otherwise noted.) Notes 1, 2, 3

Parameter NOTES	Symbol	MB85230-10		MB85230-12		Unit
		Min.	Max.	Min.	Max.	
$\overline{\text{CAS}}$ Precharge Time ($\overline{\text{CAS}}$ -before $\overline{\text{RAS}}$ refresh)	tCPN	15		15		ns
RAS Precharge Time to $\overline{\text{CAS}}$ Active Time (Refresh Cycles)	tRPC	0		0		ns
$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ -before- RAS Refresh	tCSR	0		0		ns
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ -before- RAS Refresh	tCHR	15		20		ns

NOTES:

1. An initial pause ($\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$) of 200 μs is required after power-up followed by any 8 $\overline{\text{RAS}}$ -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 $\overline{\text{CAS}}$ -before-RAS initialization cycles instead of 8 RAS cycles are required.
2. AC characteristics assume $t_T=5\text{ns}$.
3. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
4. The minimum cycle time depends upon the ambient temperature and cooling condition. See Fig. 3.
5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 4 and 5.
6. If $t_{RCD} \geq t_{RCD}(\text{max})$, $t_{RAD} \geq t_{RAD}(\text{max})$, and $t_{ASC} \geq t_{AA}-t_{CAS}-t_T$, access time is t_{CAC} .
7. If $t_{RAD} \geq t_{RAD}(\text{max})$, $t_{ASC} \geq t_{AA}-t_{CAS}-t_T$, access time is t_{AA} .
8. Measured with a load equivalent to two TTL loads and 100 pF.
9. t_{OFF} is specified that output buffer changes to high impedance state.
10. Operation within the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAC}(\text{max})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, access time is controlled exclusively by t_{CAS} or t_{AA} .
11. $t_{RCD}(\text{min}) = t_{RAH}(\text{min}) + 2t_T + t_{ASC}(\text{min})$.
12. Operation within the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
14. t_{WCS} is specified as a reference point only. If $t_{WCS}(\text{min})$, the DQn pins will maintain impedance(High-Z) state throughout the entire cycle.
15. t_{CPA} is access time from the selection of a new column address (that is caused by changing $\overline{\text{CAS}}$ from V_{IL} to V_{IH}). Therefore, if t_{CP} is short, t_{CAC} is longer than $t_{CAC}(\text{max})$.

Fig. 3 - MB85230 DERATING CURVE (Normal Cycle)



5

Fig. 4 - t_{RAC} vs t_{RCD}






Fig. 5 - t_{RAC} vs t_{RAD}






READ CYCLE




WRITE CYCLE (Early Write)






MB85231-10
MB85231-12



NIBBLE MODE READ CYCLE



5


NIBBLE MODE WRITE CYCLE







HIDDEN REFRESH CYCLE



DESCRIPTION

Block Analysis:

As shown in Fig. 1 and Fig. 2, the MB85231 is composed of eight MB81C1001, and the memory selection of the each MB81C1001 consists of a 1024-by-1024 cell matrix. Operational modes of this module are specified below.

Address Inputs:

A total of twenty binary input address bits are required to decode any 8-bit of the 8,388,608 storage cells within the MB85231. Ten row address bits are established on the address input pins (A₀ to A₉) and latched with the Row Address Strobe, $\overline{\text{RAS}}$. The ten column address bits are established on the address input pins (A₀ to A₉) and latched with the Column Address Strobe, $\overline{\text{CAS}}$. All row and column addresses must be stable on or before the falling edge of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$, respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after $t_{\text{RAH}}(\text{min}) + t_{\text{t}}$. If $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$, access time is t_{CAC} or t_{AA} whichever occurs later.

Write Enable:

Read or Write mode is selected with the $\overline{\text{WE}}$ inputs. A high on $\overline{\text{WE}}$ selects read cycle and low selects write mode.

Data Input/Output:

1. Data Input;

In write cycle, the 8-bit data is written into the MB85231 during write cycle through each DQ pins. Each input data is strobed and latched by falling edge of $\overline{\text{CAS}}$, and $\overline{\text{WE}}$ must be brought to V_{IL} before falling edge of $\overline{\text{CAS}}$, data input strobed by $\overline{\text{CAS}}$, and setup and hold times are referenced to $\overline{\text{CAS}}$.

2. Data Output;

The output buffers on each chip are three state TTL compatible with a fan out of 2 TTL loads. Output data has the same polarity as input data. The outputs are in high impedance state until $\overline{\text{CAS}}$ is brought low. In a read cycle, the output becomes valid within t_{CAC} or t_{AA} whichever occurs later after falling edge of $\overline{\text{CAS}}$. The data output remains valid until $\overline{\text{CAS}}$ returns to high.

Read Cycle:

The read cycle is executed by keeping both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}=V_{\text{IL}}$ and keeping $\overline{\text{WE}}=V_{\text{IH}}$ throughout the cycle. The row and column addresses are latched with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$, respectively. The output data is remain valid with $\overline{\text{CAS}}=V_{\text{IL}}$, i.e., if $\overline{\text{CAS}}$ goes V_{IH} , the data becomes invalid with t_{OH} . The access time is determined by $\overline{\text{RAS}}$ (t_{RAC}), $\overline{\text{CAS}}$ (t_{CAC}), or Column address input (t_{AA}). If $t_{\text{RCD}}(\text{RAS to } \overline{\text{CAS}} \text{ delay time})$ is greater than the specification, the access time is t_{CAC} . If t_{RAD} is greater than the specification, the access time is t_{AA} .

Write Cycle:

The write cycle is executed by the same manner as read cycle except for the state of $\overline{\text{WE}}$. The 8-bit data on DQ pins are latched with the falling edge of $\overline{\text{CAS}}$ and written into memory. In addition, during write cycle, t_{RWL} , t_{CWL} , and t_{RAL} must be satisfied the specifications.

Nibble Mode:

The nibble mode is a 4-bit serial access mode allows high speed addressing with $\overline{\text{CAS}}$ during read or write cycle. The each cell accessed during nibble mode are determined by the combination of row and column address on A₉(RA₉ and CA₉). The two address are used to select one of four bits for initial access. After the first bits is accessed by normal read or write mode, the remaining nibble bits can be accessed by toggling $\overline{\text{CAS}}$, high to low level. Toggling $\overline{\text{CAS}}$ causes RA₉ and CA₉ to be increased internally while all other address bits are held constant and makes the next nibble bit available for access. Refer to Table 1 for nibble mode address sequence.

If more than four bits are accessed during nibble mode, the address sequence will begin to repeat.

1. Nibble Mode Read Cycle:

The nibble mode read cycle is also executed after normal cycle with holding $\overline{\text{RAS}}=V_{\text{IL}}$, applying column address and $\overline{\text{CAS}}$, and keeping $\overline{\text{WE}}=V_{\text{IH}}$. Since all address during nibble mode cycle is latched by normal cycle, the read operation is simplified.

2. Nibble Mode Write Cycle:

The nibble mode write cycle is also executed by the same manner as nibble mode read cycle except for the state of $\overline{\text{WE}}$. The data on each DQ is latched with the falling edge of $\overline{\text{CAS}}$ and written into the memory.

DESCRIPTION (Continued)

Refresh:

The refresh of DRAM is executed by normal read and write cycle, i.e., the cells on each one row line, A0 through A8 except for A9, are refreshed by one of two cycles. Each 512 row address must be refreshed every 8.2ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-write to the cell. The MB85230 also has three types of refresh modes, $\overline{\text{RAS}}$ -only, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$, and Hidden refresh.

1. $\overline{\text{RAS}}$ -only Refresh;

The $\overline{\text{RAS}}$ -only refresh is executed by keeping $\overline{\text{RAS}}=\text{V}_{\text{IL}}$ and keeping $\overline{\text{CAS}}=\text{V}_{\text{IH}}$ through the cycle. The row address to be refreshed is latched with the falling edge of $\overline{\text{RAS}}$. During this refresh, the DQ pins are kept high impedance state.

2. $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh;

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is executed by bringing $\overline{\text{CAS}}=\text{V}_{\text{IL}}$ before $\overline{\text{RAS}}$. By this combination, the MB85231 executes $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh. The row address input is not necessary because it is generated internally.

3. Hidden Refresh;

The hidden refresh is executed by keeping $\overline{\text{CAS}}=\text{V}_{\text{IL}}$ to next cycle during read mode, i.e., the output data at previous cycle is kept during next refresh cycle. Since the $\overline{\text{CAS}}$ is kept V_{IL} continuously from previous cycle, followed refresh cycle should be $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh.

Table 1 — NIBBLE MODE ADDRESS SEQUENCE

Sequence	Nibble bit	Row address	RA9	Column address	CA9	
$\overline{\text{RAS}}/\overline{\text{CAS}}$ (normal mode)	1	101010101	0	101010101	0	Input address Generated internally
Toggling $\overline{\text{CAS}}$ (nibble mode)	2	101010101	1	101010101	0	
Toggling $\overline{\text{CAS}}$ (nibble mode)	3	101010101	0	101010101	1	
Toggling $\overline{\text{CAS}}$ (nibble mode)	4	101010101	1	101010101	1	
Toggling $\overline{\text{CAS}}$ (nibble mode)	1	101010101	0	101010101	0	Sequence repeats

FUNCTIONAL TRUTH TABLE

Operation Mode	Clock Input			Address Input		Data I/O	Note
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	Row	Column		
Standby	V _{IH}	V _{IH}	X	X	X	High-Z	Cells are not refreshed.
Read (Normal)	V _{IL}	V _{IL}	V _{IH}	Valid	Valid	Output Valid	$t_{\text{ACS}} \geq t_{\text{ACS}} (\text{min})$
Read (Fast Page)	V _{IL}	V _{IL}	V _{IH}	Valid	Valid	Output Valid	$t_{\text{ACS}} \geq t_{\text{ACS}} (\text{min})$ Cells are not refreshed.
Write (Normal)	V _{IL}	V _{IL}	V _{IL}	Valid	Valid	Input Valid	$t_{\text{WCS}} \geq t_{\text{WCS}} (\text{min})$
Write (Fast Page)	V _{IL}	V _{IL}	V _{IL}	Valid	Valid	Input Valid	$t_{\text{WCS}} \geq t_{\text{WCS}} (\text{min})$ Cells are not refreshed.
RAS-only Refresh	V _{IL}	V _{IH}	X	Valid	X	High-Z	
$\overline{\text{CAS}}$ -before-RAS Refresh	V _{IL}	V _{IL}	X	X	X	High-Z	$t_{\text{CRS}} \geq t_{\text{CRS}} (\text{min})$
Hidden Refresh	V _{IL} *	V _{IL}	V _{IH}	X	X	Output Valid	Previous data is kept.

Note: X: Don't Care
*: RAS puts V_{IH} at once.



(Suffix: PJPB)



PACKAGE DIMENSIONS (Continued) (Suffix: PJPS)

