

HN62438N Series

Preliminary

T-46-13-15

8M (512K x 16-bit) and (1M x 8-bit) Mask ROM

■ DESCRIPTION


The Hitachi HN62438N Series is an 8-Megabit CMOS Mask Programmable Read Only Memory organized either as 524,288 x 16-bit or as 1,048,576 x 8-bit.

The high density and high speed Nibble Access provide enough capacity and high performance to be used in a system using a high speed 16-bit or 32-bit microcomputer. In addition the low power consumption of this device makes it ideal for battery powered, portable systems.


Hitachi's HN62438N is offered with JEDEC-Standard pinouts in 42-pin Plastic DIP and 44-lead Plastic SOP packages. The HN62438N is also packaged in a 44-lead Plastic TSOP and a 48-lead Plastic SOP.

■ FEATURES


- Single Power Supply
 $V_{cc} = 5 V \pm 10\%$
- Fast Access Times:
120 ns/150 ns (max)
- Nibble Access Times:
60 ns/70 ns (max)
- Low Power Consumption:
Active Current: 100 mW (typ)
Standby Current: 5 μ W (typ)
- User Selectable Organization:
512K x 16-bit (Word-Wide)
1M x 8-bit (Byte-Wide)
Switchable with BHE pin
- TTL-Compatible Inputs and Outputs
- Three-State Data Outputs
- Pin Arrangements:
JEDEC Standard Word-Wide/Byte-Wide Pinout
- Packages:
42-pin Plastic DIP
44-lead Plastic SOP
44-lead Plastic TSOP (Type II)
48-lead Plastic SOP



(DP-42)



(FP-44D)



(FP-48DA)

■ ORDERING INFORMATION


Type No.	Access Time	Package
HN62438PN-12	120 ns	42-pin Plastic DIP
HN62438PN-15	150 ns	(DP-42)
HN62438FBN-12	120 ns	44-lead Plastic SOP
HN62438FBN-15	150 ns	(FP-44D)
HN62438TTN-12	120 ns	44-lead Plastic TSOP
HN62438TTN-15	150 ns	(TTP-44D)
HN62438FN-12	120 ns	48-lead Plastic SOP
HN62438FN-15	150 ns	(FP-48DA)

HITACHI

■ PIN DESCRIPTION

Pin Name	Function
A ₀ - A ₁₈	Address
A ₁	Address (Word-Wide)
D ₀ - D ₁₅	Output
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
BHE	Byte Enable
V _{CC}	Power Supply
V _{SS}	Ground
NC	No Connection

■ BLOCK DIAGRAM






(BD.HN62438N)

- Notes:
1. * : A₁ is the Least Significant Address bit in Byte-Wide Mode.
 2. BHE=V_H : 16-bit (D₁₅ - D₀)
 BHE=V_L : 8-bit (D₇ - D₀)
 When BHE is low, D₁₄ - D₈ are in high impedance states.

HITACHI/ LOGIC/ARRAYS/MEM

PIN ARRANGEMENT

T-46-13-15



HITACHI/ LOGIC/ARRAYS/MEM

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage ¹	V _{CC}	-0.3 to +7.0	V
All Input and Output Voltage ¹	V _T	-0.3 to V _{CC} + 0.3	V
Operating Temperature Range	T _{OPR}	0 to +70	°C
Storage Temperature Range	T _{STG}	-55 to +125	°C
Temperature Under Bias	T _{BIAS}	-20 to +85	°C

T-46-13-15

Notes: 1. With respect to V_{SS}.

■ CAPACITANCE

(V_{CC} = 5V ± 10%, V_{SS} = 0V, T_a = 25°C, V_{IN} = 0 V, f = 1MHz)

Item	Symbol	Min.	Max.	Unit
Input Capacitance ¹	C _{IN}	-	15	pF
Output Capacitance ¹	C _{OUT}	-	15	pF

Notes: 1. This parameter is sampled and not 100% tested.

■ DC ELECTRICAL CHARACTERISTICS FOR READ OPERATION

(V_{CC} = 5V ± 10%, V_{SS} = 0 V, T_a = 0 to 70°C)

Item	Symbol	Min.	Max.	Unit	Test Condition
Input Leakage Current	I _{IU}	-	10	μA	V _{IN} = 0 to V _{CC}
Output Leakage Current	I _{LO}	-	10	μA	$\overline{CE} = 2.2V, V_{OUT} = 0 \text{ to } V_{CC}$
Operating V _{CC} Current	I _{CC}	-	50	mA	V _{CC} = 5.5 V, I _{DOUT} = 0 mA, t _{RC} = Min.
Standby V _{CC} Current	I _{SB}	-	30	μA	V _{CC} = 5.5 V, $\overline{CE} \geq V_{CC} - 0.2V$
Input Voltage	V _{IH}	2.4	V _{CC} +0.3	V	
	V _{IL}	-0.3	0.45	V	
Output Voltage	V _{OH}	2.4	-	V	I _{OH} = -205 μA
	V _{OL}	-	0.4	V	I _{OL} = 1.6 mA

5

HITACHI

■ AC ELECTRICAL CHARACTERISTICS FOR READ OPERATION

($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to $70^\circ C$)

HITACHI/ LOGIC/ARRAYS/MEM

Test Conditions

- Input pulse levels: 0.8 V / 2.4 V
- Input rise and fall times: ≤ 10 ns
- Output load: 1 TTL Gate + CL = 100 pF (Including jig capacitance)
- Input/Output Timing Reference level: 1.5 V

Item	Symbol	HN62438N-12		HN62438N-15		Unit
		Min.	Max.	Min.	Max.	
Read Cycle Time	t_{RC}	120	-	120	-	ns
Nibble Read Cycle Time	t_{NC}	60	-	70	-	ns
Address Access Time	t_{AA}	-	120	-	150	ns
Nibble Address Access Time	t_{NA}	-	60	-	70	ns
\overline{CE} Access Time	t_{ACE}	-	120	-	150	ns
\overline{OE} Access Time	t_{OE}	-	60	-	70	ns
BHE Access Time	t_{BHE}	-	120	-	150	ns
Output Hold Time from Address Change	t_{DHA}	0	-	0	-	ns
Output Hold Time from \overline{CE}	t_{DHC}	0	-	0	-	ns
Output Hold Time from \overline{OE}	t_{DHO}	0	-	0	-	ns
Output Hold Time from BHE	t_{DHB}	0	-	0	-	ns
\overline{CE} to Output in High Z	t_{CHZ}^1	-	60	-	70	ns
\overline{OE} to Output in High Z	t_{OHZ}^1	-	60	-	70	ns
BHE to Output in High Z	t_{BHZ}^1	-	60	-	70	ns
\overline{CE} to Output in Low Z	t_{CLZ}	10	-	10	-	ns
\overline{OE} to Output in Low Z	t_{OLZ}	10	-	10	-	ns
BHE to Output in Low Z	t_{BLZ}	10	-	10	-	ns


Note: 1. t_{CHZ}^1 , t_{OHZ}^1 and t_{BHZ}^1 define the time at which the output becomes an open circuit and are not referenced to output voltage levels.

HITACHI

■ READ TIMING WAVEFORM

Word Mode (BHE = V_{IH}) or Byte Mode (BHE = V_{IL})


HITACHI/ LOGIC/ARRAYS/MEM



(TD.R.HN62438N)

- Note:
1. t_{DHA} , t_{DHC} , t_{DHO} are determined by the faster time.
 2. t_{AA} , t_{ACE} , t_{OE} are determined by the slower time.
 3. t_{CLZ} , t_{OLZ} are determined by the slower time.

Word Mode/Byte Mode Switch




(TD.R1.HN62438N)

- Note:
1. \overline{CE} and \overline{OE} are of select status. A_{18} to A_0 are fixed.
 2. D_{15}/A_1 terminal is of output state when BHE = V_{IH} , \overline{CE} and \overline{OE} are of selected state. At this time, an input signal that is of the inverse phase to the output should not be impressed.

HITACHI

Nibble Mode

HITACHI/ LOGIC/ARRAYS/MEM



(TD.RN.HN62438N)

Note: \overline{CE} and \overline{OE} are enable.

HITACHI