

# UT14AD20P 14-bit, 20MSps Pipeline Analog-to-Digital Converter

Advanced Data Sheet

February, 2012

www.aeroflex.com/AtoD



## FEATURES

- ❑ 14-bit, 20MSps pipeline ADC
- ❑ Differential analog input
- ❑ Differential or single-ended clock input
- ❑ 74.4dBFS SNR, 92dBc SFDR
- ❑ Parallel LVDS or CMOS, single or double data rate (SDR/DDR) outputs with output enable
- ❑ LVDS 100-Ohm internal termination option
- ❑ Built-in digital output test patterns
- ❑ Offset binary or 2's complement output format
- ❑ Internal dither capability
- ❑ Internal Sample and Hold Amplifier (SHA)
- ❑ Internal or external voltage reference
- ❑ SPI Port for device programming
- ❑ Powerdown and Sleep modes
- ❑ Asynchronous reset input for system failure diagnostics and recovery
- ❑ Internal auxiliary keep-alive clock for recovery from slow- or stop-clock events

- ❑ Selectable 3.3/1.8V dual or 3.3V single analog supply; 2.0 to 3.3V output driver supply
- ❑ 1.49W (LVDS) or 1.28W (CMOS) power consumption
- ❑ -55°C to +125°C Temperature range (TBD)
- ❑ Operational environment:
  - Total dose: >300 krad(Si)
  - SEL Immune: Up to 120 MeV-cm<sup>2</sup>/mg
- ❑ Packaging options:
  - 100 CQFP
- ❑ Standard Microcircuit Drawing TBD
  - QML Q and V pending

## APPLICATIONS

- ❑ Military/Aerospace telecommunications and imaging
- ❑ Medical electronics (X-Ray, MRI)
- ❑ Remote telemetry

## INTRODUCTION

The UT14AD20P is a 14-bit, 20-MSps CMOS pipeline analog-to-digital converter (ADC), designed in a monolithic CMOS process using Aeroflex's technology for harsh operational environments.




Figure 1: UT14AD20P Block Diagram

## FUNCTIONAL DESCRIPTION

The UT14AD20P is a 14-bit, 20-MSps CMOS pipeline analog-to-digital converter (ADC), designed in a monolithic CMOS process using Aeroflex's technology for harsh operational environments. Its low noise (74.4dBFS SNR) and distortion performance (92dBc SFDR) make this ADC ideal for those telecommunication and imaging data processing applications posing the most severe electrical and environmental requirements. The full-scale range of the differential analog input is set to 2.5Vp-p by the internal voltage reference circuit. The user may provide an external reference by driving the REFIN pin (nominal voltage 1.25V). The input Sample-and-Hold Amplifier (SHA) samples the analog input at up to 20MSps with a full-power bandwidth of TBD MHz. The clock input determines the sampling edge of the SHA: the UT14AD20P achieves an RMS sampling jitter of TBDFs when a 2-V amplitude differential clock input is used. The optional duty-cycle stabilization internally produces 50% clock phases even when the externally provided clock features up to 25% - 75% duty cycle skew. An internal dither function for improved linearity of the conversion of small-signal analog inputs can also be optionally selected. Typical linearity specifications of the ADC are  $\pm 0.75\text{LSB INL}$  and  $\pm 0.1\text{LSB DNL}$ .


The digital outputs can be either in LVDS or CMOS format, in Single or Double Data Rate (SDR/DDR). The output drivers for either output mode have their own supply (OVDD), which can be set from 3.3V down to as low as 2.0V to alleviate the digital output coupling into the sensitive analog input or clock. In LVDS mode, an optional internal 100Ohm termination can also be selected. Internal digital output patterns can be activated to troubleshoot different "stuck-at" fixture failures. The UT14AD20P provides two output data formats: straight binary and 2's complement. The Output Enable control can be used to put all digital outputs in high impedance state, while leaving the internal analog circuitry fully active. The over-range flag OR is set high whenever the analog input exceeds the full-scale range. If the analog input is below its minimum, i.e.  $\text{AINP-AINN} < -1.25\text{V}$ , OR goes to logic 1 and data D[13:0] is set to its minimum value (0000x for the offset binary output format and 8000x for 2's complement). An analog input larger than the maximum  $\text{AINP-AINN} > +1.25\text{V}$  will set the OR flag to 1 and D[13:0]=3FFFx (offset binary) or D[13:0]=1FFFx (2's complement).

The SPI ports (Serial Peripheral Interface) provide a serial alternative to all parallel control inputs and allow the user to activate additional internal functions. Power Down turns off all internal analog circuits and places all digital outputs in a

high-impedance state. The power consumption is reduced to 5mW. Coming out of Power Down mode, it will take approximately 2ms for the UT14AD20P to regain full performance to specification. The longest recovery delay is due to the internal voltage reference circuit. In the applications where this recovery time is not acceptable, the user may put the UT14AD20P in Sleep mode. All the analog circuits except the reference generator will be powered down, and all digital outputs will be in the high-impedance state. The power consumption in the sleep mode is approximately 90mW, and the recovery time is approximately 20 $\mu\text{s}$ . The RESET input allows the instantaneous refresh of the digital logic status without interrupting the ADC operation.

The datasheet specified performance of the ADC is guaranteed down to 1MSps. However, when the clock input is stopped or slows down below 650kHz, an internal clock signal can be optionally generated to refresh dynamic critical circuits and eliminate any recovery time.

The UT14AD20P can run on dual 3.3/1.8V analog supplies, or on a single 3.3V supply with internal sub-regulation.




**Figure 2: 100-Lead CQFP Pinout for LVDS Output Mode (Single Data Rate)**



**Table 1: Pin Descriptions (LVDS Mode, SDR and DDR)**

| <b>Pin Name</b>             | <b>Pin Number</b>   | <b>Function</b>   |
|-----------------------------|---|---|
| AINP                        | 19  | Positive side of differential analog input.   |
| AINN                        | 20  | Negative side of differential analog input.   |
| VCM                         | 11  | Analog voltage output to be used for analog input common mode conditioning.   |
| REFIN                       | 7   | External voltage reference input. For 2.5Vp-p ADC full scale, drive this pin to 1.25V. Tie to 3.3V when the internal reference is used. |
| CLKP                        | 30  | Positive side of differential clock input or single ended clock input.  |
| CLKN                        | 31  | Negative side of differential clock input. Add an external bypass capacitor of 0.1 $\mu$ F to ground when single ended clock is used.   |
| AGND                        | 12,13,15, 16,18, 21,23,24, 25,26,29, 32,35,36, 40,41,44, 45 49,50, 51,52,92 | Analog ground.  |
| SDI                         | 98  | Serial Port Interface (SPI) serial data input.  |
| CEB                         | 99  | SPI chip enable input (active low).   |
| SCLK                        | 97  | SPI clock input.  |
| SDO                         | 96  | SPI serial data output.   |
| PD                          | 8   | Power down input. Logic 1 powers down all analog circuitry and places all digital outputs in a high impedance state.                    |
| LVDS                        | 3   | Output LVDS CMOS selection pin. Logic 1 is for LVDS, and logic 0 CMOS.  |
| SLEEP                       | 10  | Sleep mode input. Logic 1 is same as PD=1, except the internal reference remains active.  |
| OE                          | 2   | Output enable input. Logic 1 enables the output buffers. Logic 0 will force all data outputs in a high impedance state.                 |
| OGND                        | 47,63,75, 87  | Digital output buffer ground.   |
| D[13:0]T<br>(LVDS SDR)      | 54,56,58, 60,62,66, 70,72,74, 78,80,82, 84,86                               | Digital positive LVDS outputs. D[13]T is the MSB.   |
| D[12_13:0_1]T<br>(LVDS DDR) | 56,60,66, 72,78,82, 86  | Digital positive LVDS outputs. D[13]T is the MSB.   |

|                             |   |  |
|-----------------------------|---|--|
| D[13:0]B<br>(LVDS SDR)      | 53,55,57,<br>59,61,63,<br>67,71,73,<br>75,79,81,<br>83,85 | Digital negative LVDS outputs. D[15]B is the MSB.  |
| D[12_13:0_1]B<br>(LVDS DDR) | 55,59,65,<br>71,77,81,<br>85                              | Digital negative LVDS outputs. D[15]B is the MSB.  |
| DCLKT                       | 68  | Digital positive LVDS clock output.  |
| DCLKB                       | 67  | Digital negative LVDS clock output.  |
| ORT                         | 90  | LVDS out of range output. Logic 1 indicates the analog input is out of range.  |
| ORB                         | 89  | LVDS out of range negative output.   |
| OVDD                        | 48,64,76,<br>88   | Digital output driver supply: can independently range from AVDDH down to a minimum of 2.0V.  |
| AVDDL                       | 91,93,94  | Analog 1.8V supply.  |
| AVDDH                       | 14,17,22,<br>27,28,33,<br>34,37,38,<br>39,42,43,<br>46    | Analog 3.3V supply.  |
| DNC<br>(LVDS DDR)           | 53,54,57,<br>58,61,62,<br>69,70,73,<br>74,79,80,<br>83,84 | Do Not Connect.  |
| DCS                         | 1   | Duty Cycle Stabilizer digital control input. Logic 1 enables the duty cycle 50% equalization circuit. Logic 0 adopts the external clock duty cycle as is.  |
| INTAVDDL                    | 95  | Internal Analog 1.8V supply digital control input. Logic 1 enables single 3.3V supply operation by activating an internal voltage subregulator; the AVDDL pins must be decoupled to ground in this mode. Logic 0 selects dual 3.3V and 1.8V supply mode, with the analog 1.8V provided through the AVDDL pins. |
| DDR                         | 5   | Double Data Rate digital control input. Logic 1 enables time multiplexing of 2 bits on each output (LSB first, then MSB) synchronized with both edges of the clock output. Logic 0 provides 1 bit for each output driver and is synchronized with the rising edge of the clock output.                         |
| DITH                        | 6   | Dither digital control input. Logic 1 activates a user-transparent, internal dither function to enhance the ADC linearity and improve distortion of small signal inputs.   |
| RESET                       | 9   | Soft reset digital input pin. Logic 1 forces a re-initialization of all the internal soft-programmed registers, as well as a refresh of the digital logic status.  |
| ODF                         | 4   | Output Data Format digital control input. Logic 1 selects 2's complement, Logic 0 selects offset binary format.  |
| INTCLK                      | 100   | Internal clock override digital control input. When the externally provided clock frequency falls below 650kHz, Logic 1 forces an internal fixed-frequency 500kHz clock to refresh the dynamic circuits; Logic 0 allows the internal clock to track the external signal even below 650kHz.                     |



**Figure 4: 100-Lead CQFP Pinout for CMOS Output Mode (Single Data Rate)**



**Table 2: Pin Descriptions (CMOS Mode, SDR and DDR)**

| <b>Pin Name</b>           | <b>Pin Number</b>  | <b>Function</b>  |
|---------------------------|--|--|
| AINP                      | 19   | Positive side of differential analog input.  |
| AINN                      | 20   | Negative side of differential analog input.  |
| VCM                       | 11   | Analog voltage output to be used for analog input common mode conditioning.  |
| REFIN                     | 7  | External voltage reference input. For 2.5Vp-p ADC fullscale, drive this pin to 1.25V. Tie to 3.3V when the internal reference is used. |
| CLKP                      | 30   | Positive side of differential clock input or single ended clock input.   |
| CLKN                      | 31   | Negative side of differential clock input. Add an external bypass capacitor of 0.1 $\mu$ F to ground when single ended clock is used.  |
| AGND                      | 12,13,15,<br>16,18,<br>21,23,24,<br>25,26,29,<br>32,35,36,<br>40,41,44,<br>45,49,50,<br>51,52,92 | Analog ground.   |
| SDI                       | 98   | Serial Port Interface (SPI) serial data input.   |
| CEB                       | 99   | SPI chip enable input (active low).  |
| SCLK                      | 97   | SPI clock input.   |
| SDO                       | 96   | SPI serial data output.  |
| PD                        | 8  | Power down input. Logic 1 powers down all analog circuitry and places all digital outputs in a high impedance state.                   |
| LVDS                      | 3  | Output LVDS CMOS selection pin. Logic 1 is for LVDS, and logic 0 CMOS.   |
| SLEEP                     | 10   | Sleep mode input. Logic 1 is same as PD=1, except the internal reference remains active.   |
| OE                        | 2  | Output enable input. Logic 1 enables the output buffers. Logic 0 will force all data outputs in a high impedance state.                |
| OGND                      | 47,63,75,<br>87  | Digital output buffer ground.  |
| D[13:0]<br>(CMOS SDR)     | 54,56,58,<br>60,62,66,<br>70,72,74,<br>78,80,82,<br>84,86  | Digital positive CMOS outputs. D[13] is the MSB.   |
| D[12_13:0_1]<br>(CMOS DR) | 56,60,66,<br>72,78,82,<br>86   | Digital positive CMOS outputs. D[13] is the MSB.   |
| DCLKT                     | 68   | Digital CMOS clock output.   |
| DCLKB                     | 67   | Digital CMOS complementary clock output.   |
| OR                        | 90   | CMOS out of range output. Logic 1 indicates the analog input is out of range.  |
| OVDD                      | 89   | Digital output driver supply: can independently range from AVDDH down to a minimum of 2.0V.  |

|                   |  |   |
|-------------------|--|---|
| AVDDL             | 91,93,94   | Analog 1.8V supply.   |
| AVDDH             | 14,17,22,<br>27,28,33,<br>34,37,38,<br>39,42,43,<br>46                                 | Analog 3.3V supply.   |
| DNC<br>(CMOS SDR) | 53,55,57,<br>59,61,65,<br>69,71,73,<br>77,79,81,<br>83,85                              | Do Not Connect.   |
| DNC<br>(CMOS DDR) | 53,54,55,<br>57,58,59,<br>61,62,65,<br>69,70,71,<br>73,74,77,<br>79,80,81,<br>83,84,85 | Do Not Connect.   |
| DCS               | 1  | Duty Cycle Stabilizer digital control input. Logic 1 enables the duty cycle 50% equalization circuit. Logic 0 adopts the external clock duty cycle as is.   |
| INTAVDDL          | 95   | Internal Analog 1.8V supply digital control input. Logic 1 enables single 3.3V supply operation by activating an internal voltage subregulator; the AVDDL pins can optionally be decoupled to ground in this mode. Logic 0 selects dual 3.3V and 1.8V supply mode with the analog 1.8V provided through the AVDDL pins. |
| DDR               | 5  | Double Data Rate digital control input. Logic 1 enables time multiplexing of 2 bits on each output (LSB first, then MSB) synchronized with both edges of the clock output. Logic 0 provides 1 bit for each output driver and is synchronized with the rising edge of the clock output.                                  |
| DITH              | 6  | Dither digital control input. Logic 1 activates a user-transparent, internal dither function to enhance the ADC linearity and improve distortion of small signal analog inputs.   |
| RESET             | 9  | Soft Reset digital input pin. Logic 1 forces a re-initialization of all the internal soft-programmed registers and the reset of all internal reference and common-mode circuitry, as well as a refresh of the digital logic status...   |
| ODF               | 4  | Output Data Format digital control input. Logic 1 selects 2's complement, Logic 0 selects offset binary format.   |
| INTCLK            | 100  | Internal clock override digital control input. When the externally provided clock frequency falls below 650kHz, Logic 1 forces an internal fixed-frequency 500kHz clock to refresh the dynamic circuits; Logic 0 allows the internal clock to track the external signal even below 650kHz.                              |

**OPERATIONAL ENVIRONMENT**

| PARAMETER                          | LIMIT | UNITS                   |
|------------------------------------|-------|-------------------------|
| Total Ionizing Dose (TID)          | 300   | krad(Si)                |
| Single Event Latchup (SEL)         | >120  | MeV-cm <sup>2</sup> /mg |
| Single Event Upset Threshold (SEU) | TBD   | MeV-cm <sup>2</sup> /mg |

**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

| SYMBOL           | PARAMETER   | LIMITS              |
|------------------|---|---------------------|
| AVDDH            | Analog 3.3V Supply Voltage                              | -0.3V to 4V         |
| AVDDL            | Analog 1.8V Supply Voltage                              | -0.3V to 2.2V       |
| OVDD             | Output Supply   | -0.3V to 4V         |
| AGND             | Ground  | -0.3V to 1V         |
| OGND             | Output Ground   | -0.3V to 1V         |
|                  | Analog Input/Analog Clock                               | -0.3V to AVDDH+0.3V |
|                  | Digital Input/SPI Input                                 | -0.3V to AVDDH+0.3V |
|                  | SPI Output  | -0.3V to AVDDH+0.3V |
| T <sub>STG</sub> | Storage Temperature                                     | -65°C to +150°C     |
|                  | Digital Output  | -0.3V to AVDDH+0.3V |
| P <sub>D</sub>   | Power Dissipation (T <sub>J</sub> < 150°C) <sup>2</sup> | 4400mW              |
| TEMP             | Operating Temperature Range                             | -55°C to +125°C     |

**Notes:**

1. Applying levels of stress in excess of the absolute maximum ratings may cause instantaneous and/or permanent damage to the device. Levels of stress between the maximum recommended operating conditions and the absolute maximum ratings will significantly degrade the performance, as well as shorten the life time, of the device.
2. The absolute maximum P<sub>D</sub> rating was determined per MIL-STD-883, Method 1012, Section 3.4.1:  $P_D = (T_J(MAX) - T_C(MAX)) / \theta_{JC}$ . Usage of epoxy adhesive with thermal conductivity better than 10W/m-°C between the ceramic case and the circuit board is suggested.

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL         | PARAMETER  | VALUE           |
|----------------|--|-----------------|
| AVDDH          | Analog High Positive Supply Voltage <sup>1</sup> | 3.3V            |
| AVDDL          | Analog Low Positive Supply Voltage               | 1.8V            |
| AGND           | Analog Negative Supply Voltage                   | 0V              |
| OVDD           | Output Positive Supply Voltage                   | 2.0V to 3.3V    |
| OGND           | Output Negative Supply Voltage                   | 0V              |
| T <sub>C</sub> | Case Operating Temperature Range                 | -55°C to +125°C |
| T <sub>J</sub> | Junction Operating Temperature <sup>2</sup>      | -55°C to +150°C |

**Notes:**

1. Simulated to 3.6V.
2. Thermal resistance  $\Theta_{JC}$  of junction-to-case is 5.6 °C/W.

## DC ELECTRICAL CHARACTERISTICS <sup>1</sup>

(AVDDH = 3.3V  $\pm$  5%, AVDDL = 1.8V  $\pm$  5%, OVDD = 3.3V thru 2.0V; -55°C  $\leq$  T<sub>C</sub>  $\leq$  +125°C), A<sub>IN</sub> = -1dBFS

| SYMBOL                             | PARAMETER                  | CONDITION  | MIN | TYP                    | MAX | UNIT                         |
|------------------------------------|----------------------------|--|-----|------------------------|-----|------------------------------|
| INL                                | Integral non-linearity     | Ramp test, zero-end corrected <sup>2</sup>                 |     | $\pm 0.75$             | TBD | LSB                          |
| DNL                                | Differential non-linearity | Ramp test <sup>2</sup>                                     |     | $\pm 0.1$              | TBD | LSB                          |
| V <sub>OS</sub>                    | ADC offset                 | Saturated ramp test <sup>2</sup>                           |     | $\pm 0.3$              | TBD | mV                           |
|                                    | ADC offset drift           | Saturated ramp test <sup>3</sup>                           |     | TBD                    |     | $\mu\text{V}/^\circ\text{C}$ |
| G <sub><math>\epsilon</math></sub> | ADC gain error             | External REFIN level <sup>2</sup>                          |     | TBD                    | TBD | % of FS                      |
|                                    | ADC gain error drift       | External REFIN <sup>3</sup><br>Internal REFIN <sup>3</sup> |     | $\pm$ TBD<br>$\pm$ TBD |     | % of FS/ $^\circ\text{C}$    |
|                                    | ADC noise floor            | Shorted ADC inputs <sup>3</sup>                            |     | 1.1                    |     | LSB <sub>RMS</sub>           |

### Notes:

1. For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured (see ordering information).
2. Parameters guaranteed by test.
3. Parameters guaranteed by characterization.

## AC ELECTRICAL CHARACTERISTICS <sup>1</sup>

(AVDDH=3.3V  $\pm$ 5%, AVDDL=1.8V  $\pm$ 5%, OVDD=3.3V thru 2.0V;  $-55^{\circ}\text{C} \leq T_{\text{C}} \leq +125^{\circ}\text{C}$ ),  $A_{\text{IN}}=-1\text{dBFS}$

| SYMBOL            | PARAMETER   | CONDITION  | MIN | TYP  | MAX | UNIT |
|-------------------|---|--|-----|--|-----|------|
|                   | Resolution  |  |     | 14   |     | bits |
| SNR               | Signal-to-Noise Ratio                                     | Fin=5MHz, Tamb=25°C <sup>3</sup><br>Fin=5MHz <sup>2</sup><br>Fin=30MHz, Tamb=25°C <sup>3</sup><br>Fin=70MHz, Tamb=25°C <sup>3</sup><br>Fin=70MHz <sup>2</sup><br>Fin=100MHz, Tamb=25°C <sup>3</sup>  | TBD | 74.4<br>TBD<br>72.6<br>70.5<br>TBD<br>68.0           |     | dBFS |
| SFDR<br>HD2, HD3  | Spurious-Free Dynamic Range<br>2nd, 3rd harmonic          | Fin=5MHz, Tamb=25°C <sup>3</sup><br>Fin=5MHz <sup>2</sup><br>Fin=30MHz, Tamb=25°C <sup>3</sup><br>Fin=70MHz, Tamb=25°C <sup>3</sup><br>Fin=70MHz <sup>2</sup><br>Fin=100MHz, Tamb=25°C <sup>3</sup>  | TBD | 92<br>TBD<br>88<br>87<br>TBD<br>80                   |     | dBc  |
| SFDR<br>>HD4      | Spurious-Free Dynamic Range<br>4th harmonic and beyond    | Fin=5MHz, Tamb=25°C <sup>3</sup><br>Fin=5MHz <sup>2</sup><br>Fin=30MHz, Tamb=25°C <sup>3</sup><br>Fin=70MHz, Tamb=25°C <sup>3</sup><br>Fin=70MHz <sup>2</sup><br>Fin=100MHz, Tamb=25°C <sup>3</sup>  | TBD | 95<br>TBD<br>95<br>92<br>TBD<br>90                   |     | dBc  |
| SINAD             | Signal-to-Noise+Distortion Ratio                          | Fin=5MHz, Tamb=25°C <sup>3</sup><br>Fin=5MHz <sup>2</sup><br>Fin=30MHz, Tamb=25°C <sup>3</sup><br>Fin=70MHz, Tamb=25°C <sup>3</sup><br>Fin=70MHz <sup>2</sup><br>Fin=100MHz, Tamb=25°C <sup>3</sup>  | TBD | 74.2<br>TBD<br>72.4<br>70.3<br>TBD<br>67.7           |     | dBFS |
| SFDR<br>@ -25dBFS | Spurious-Free Dynamic Range:<br>small amplitude vs dither | Fin=5MHz, Dither OFF <sup>3</sup><br>Fin=5MHz, Dither ON <sup>2</sup><br>Fin=30MHz, Dither OFF <sup>3</sup><br>Fin=30MHz, Dither ON <sup>3</sup><br>Fin=70MHz, Dither OFF <sup>3</sup><br>Fin=70MHz, Dither ON <sup>3</sup><br>Fin=100MHz, Dither OFF <sup>3</sup><br>Fin=100MHz, Dither ON <sup>3</sup> | TBD | 105<br>115<br>105<br>115<br>103<br>110<br>100<br>105 |     | dBFS |
| IMD3              | Inter-modulation distortion                               | Fin1=4MHz+Fin2=6MHz @ -7dBFS <sup>3</sup><br>Fin1=69MHz+Fin2=71MHz @ -7dBFS <sup>3</sup>   |     | TBD<br>TBD   |     | dBc  |

**Notes:**

1. For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured (see ordering information).
2. Parameters guaranteed by test.
3. Parameters guaranteed by characterization.

**ANALOG INPUT CHARACTERISTICS <sup>1</sup>**(AVDDH=3.3V ± 5%, -55°C ≤ T<sub>C</sub> ≤ +125°C)

| SYMBOL             | PARAMETER                                | CONDITION   | MIN | TYP     | MAX | UNIT              |
|--------------------|--|---|-----|---------|-----|-------------------|
| V <sub>RANGE</sub> | Differential analog input swing          |   |     | 2.5     |     | V <sub>P-P</sub>  |
| FPBW               | Full-power analog input BW               | BW @ -3dBFS with series R <sub>IN</sub> <25Ω <sup>3</sup> |     | TBD     |     | MHz               |
| V <sub>CM-IN</sub> | Analog input common-mode                 | <sup>2</sup>  | TBD | 1.5     | TBD | V                 |
|                    | Analog input leakage                     | 0 ≤ (AINP, AINN) ≤ AVDDH <sup>2</sup>                     | -1  |         | 1   | μA                |
|                    | REFIN input leakage                      | 0 ≤ REFIN ≤ AVDDH <sup>2</sup>                            | -1  |         | 1   | μA                |
| C <sub>IN</sub>    | Analog input capacitance single-ended    | Sampling (CLKP > CLKN)<br>Holding (CLKP < CLKN)           |     | 15<br>3 |     | pF<br>pF          |
| t <sub>ACQ</sub>   | Sample/Hold acquisition delay            | <sup>3</sup>  |     | 800     |     | ps                |
| σ <sub>T</sub>     | Sample/Hold aperture period jitter       | Coherent sampling method <sup>3</sup>                     |     | TBD     |     | fs <sub>RMS</sub> |
| CMRR <sub>IN</sub> | Analog input common-mode rejection ratio | 0.875V ≤ (AINP=AINN) ≤ 2.125V <sup>3</sup>                |     | TBD     |     | dB                |

**Notes:**

1. For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured (see ordering information).
2. Parameters guaranteed by test.
3. Parameters guaranteed by characterization.

## COMMON-MODE OUTPUT CHARACTERISTICS <sup>1</sup>

(AVDDH=3.3V ± 5%, -55°C ≤ T<sub>C</sub> ≤ +125°C)

| SYMBOL             | PARAMETER                          | CONDITION   | MIN   | TYP | MAX   | UNIT   |
|--------------------|------------------------------------|---|-------|-----|-------|--------|
| V <sub>CM</sub>    | Common-mode bias output            | No current load applied <sup>2</sup>              | 1.425 | 1.5 | 1.575 | V      |
|                    | Common-mode bias temperature drift | No current load applied <sup>3</sup>              |       | TBD |       | ppm/°C |
| PSRR <sub>CM</sub> | Common-mode stability vs supply    | Analog 3.3V supply within spec <sup>3</sup>       |       | TBD |       | mV/V   |
| R <sub>CM</sub>    | Common-mode output resistance      | Current loads <1mA (source and sink) <sup>3</sup> |       | TBD |       | Ω      |

### Notes:

1. For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured (see ordering information).
2. Parameters guaranteed by test.
3. Parameters guaranteed by characterization.

**DIGITAL INPUT CHARACTERISTICS <sup>1</sup>**(AVDDH=3.3V ± 5%, AVDDL=1.8V ± 5%, -55°C ≤ T<sub>C</sub> ≤ +125°C)

| SYMBOL              | PARAMETER                            | CONDITION  | MIN | TYP | MAX | UNIT             |
|---------------------|--------------------------------------|--|-----|-----|-----|------------------|
|                     | Differential clock input swing       | 2  | 0.2 |     |     | V <sub>P-P</sub> |
| V <sub>CM CLK</sub> | Clock input common-mode              | When internally provided<br>When externally forced | 1.0 | 1.6 | 3.0 | V                |
| R <sub>CLK</sub>    | Clock input resistance single-ended  |  |     | 6.1 |     | kΩ               |
| C <sub>CLK</sub>    | Clock input capacitance single-ended |  |     | 4   |     | pF               |
| V <sub>IH</sub>     | Digital input HIGH                   | 2  | 2   |     |     | V                |
| V <sub>IL</sub>     | Digital input LOW                    | 2  |     |     | 0.8 | V                |
|                     | Digital input leakage                | 0 ≤ Digital input ≤ AVDD <sup>2</sup>              |     |     | ±10 | μA               |
| C <sub>DIG</sub>    | Digital input capacitance            |  |     | 3   |     | pF               |

**Notes:**

1. For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured (see ordering information).
2. Parameters guaranteed by test.

**DIGITAL OUTPUT CHARACTERISTICS <sup>1</sup>**(AVDDH=3.3V ± 5%, AVDDL=1.8V ± 5%, -55°C ≤ T<sub>C</sub> ≤ +125°C)

| SYMBOL                                 | PARAMETER                     | CONDITION                           | MIN         | TYP         | MAX        | UNIT     |
|--|-------------------------------|-------------------------------------|-------------|-------------|------------|----------|
| <b>CMOS Data Outputs - OVDD = 3.3V</b> |                               |                                     |             |             |            |          |
| V <sub>OH</sub>                        | Digital output HIGH           | 200μA current sourced <sup>2</sup>  | 3.1         | 3.29        |            | V        |
| V <sub>OL</sub>                        | Digital output LOW            | 2mA current sunk <sup>2</sup>       |             | 0.1         | 0.4        | V        |
| I <sub>SOURCE</sub>                    | Digital output source current | Digital output = 0V                 |             | -50         |            | mA       |
| I <sub>SINK</sub>                      | Digital output sink current   | Digital output = 3.3V               |             | 50          |            | mA       |
| <b>CMOS Data Outputs - OVDD = 2.5V</b> |                               |                                     |             |             |            |          |
| V <sub>OH</sub>                        | Digital output HIGH           | 200μA current sourced               |             | 2.49        |            | V        |
| V <sub>OL</sub>                        | Digital output LOW            | 2mA current sunk                    |             | 0.1         |            | V        |
| <b>CMOS Data Outputs - OVDD = 2.0V</b> |                               |                                     |             |             |            |          |
| V <sub>OH</sub>                        | Digital output HIGH           | 200μA current sourced               |             | 1.99        |            | V        |
| V <sub>OL</sub>                        | Digital output LOW            | 2mA current sunk                    |             | 0.1         |            | V        |
| <b>LVDS Data Outputs - OVDD = 3.3V</b> |                               |                                     |             |             |            |          |
| ΔV <sub>LVDS</sub>                     | Differential digital output   | 100Ω differential load <sup>2</sup> | 250<br>-450 | 350<br>-350 | 450<br>250 | mV<br>mV |
| CM <sub>LVDS</sub>                     | Common-mode digital output    | 100Ω differential load <sup>2</sup> | 1.1         | 1.25        | 1.4        | V        |
|  | Digital output source circuit | Digital output = 0V                 |             | -50         |            | mA       |
|  | Digital output sink circuit   | Digital output = 3.3V               |             | 50          |            | mA       |

**Notes:**

1. For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured (see ordering information).
2. Parameters guaranteed by test.

## SYNCHRONIZATION CHARACTERISTICS <sup>1</sup>

(AVDDH=3.3V ± 5%, AVDDL=1.8V ± 5%, -55°C ≤ T<sub>C</sub> ≤ +125°C)

| SYMBOL                                 | PARAMETER  | CONDITION   | MIN         | TYP          | MAX        | UNIT     |
|--|--|---|-------------|--------------|------------|----------|
| f <sub>S</sub>                         | Sampling clock frequency                                     | Normal operation <sup>3</sup>   | 1           |              | 20         | MHz      |
| T <sub>S</sub> /2                      | Clock LOW and clock HIGH half-cycles                         | Duty-cycle stabilizer OFF <sup>3</sup><br>Duty-cycle stabilizer ON <sup>3</sup> | TBD<br>12.5 | 25<br>25     | 500<br>500 | ns<br>ns |
| f <sub>MIN</sub>                       | External clock frequency threshold for keep-alive activation |   |             | 650          |            | kHz      |
| f <sub>KA</sub>                        | Internal keep-alive clock frequency                          | In-sleep mode or external clock slower than frequency threshold                 |             | 500          |            | kHz      |
|  | ADC latency  | Single data rate - SDR<br>Double data rate - DDR                                |             | 5.5<br>5.5-6 |            | Cycles   |
| <b>CMOS Data Outputs - OVDD = 3.3V</b> |  |   |             |              |            |          |
| t <sub>DATAOUT</sub>                   | Input clock to data delay                                    | 3   |             |              |            | ns       |
| t <sub>CLKOUT</sub>                    | Input clock to output clock delay                            | 3   |             |              |            | ns       |
| Δt <sub>CLK-DATA</sub>                 | Output clock to data skew                                    | 3   |             |              |            | ns       |
| t <sub>RISE</sub>                      | Digital output rise time                                     | with 1pF load   |             |              |            | ns       |
| t <sub>FALL</sub>                      | Digital output fall time                                     | with 1pF load   |             |              |            |          |
| <b>LVDS Data Outputs - OVDD = 3.3V</b> |  |   |             |              |            |          |
| t <sub>DATAOUT</sub>                   | Input clock to data delay                                    | 3   |             |              |            | ns       |
| t <sub>CLKOUT</sub>                    | Input clock to output clock delay                            | 3   |             |              |            | ns       |
| Δt <sub>CLK-DATA</sub>                 | Output clock to data skew                                    | 3   |             |              |            | ns       |
| t <sub>RISE</sub>                      | Digital output rise time                                     | with 100Ω with 1pF differential load  |             |              |            | ns       |
| t <sub>FALL</sub>                      | Digital output fall time                                     | with 100Ω with 1pF differential load  |             |              |            | ns       |
| <b>CMOS Data Outputs - OVDD = 2.0V</b> |  |   |             |              |            |          |
| t <sub>DATAOUT</sub>                   | Input clock to data delay                                    | 3   |             |              |            | ns       |
| t <sub>CLKOUT</sub>                    | Input clock to output clock delay                            | 3   |             |              |            | ns       |
| Δt <sub>CLK-DATA</sub>                 | Output clock to data skew                                    | 3   |             |              |            | ns       |
| t <sub>RISE</sub>                      | Digital output rise time                                     | with 1pF load   |             |              |            | ns       |
| t <sub>FALL</sub>                      | Digital output fall time                                     | with 1pF load   |             |              |            | ns       |

| SYMBOL                                 | PARAMETER                         | CONDITION                            | MIN | TYP | MAX | UNIT |
|--|-----------------------------------|--------------------------------------|-----|-----|-----|------|
| <b>LVDS Data Outputs - OVDD = 2.0V</b> |                                   |                                      |     |     |     |      |
| $t_{\text{DATAOUT}}$                   | Input clock to data delay         | 3                                    |     |     |     | ns   |
| $t_{\text{CLKOUT}}$                    | Input clock to output clock delay | 3                                    |     |     |     | ns   |
| $\Delta t_{\text{CLK-DATA}}$           | Output clock to data skew         | 3                                    |     |     |     | ns   |
| $t_{\text{RISE}}$                      | Digital output rise time          | with 100Ω with 1pF differential load |     |     |     | ns   |
| $t_{\text{FALL}}$                      | Digital output fall time          | with 100Ω with 1pF differential load |     |     |     | ns   |

**Notes:**

1. For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured (see ordering information).
2. No note.
3. Parameters guaranteed by characterization.

**POWER CONSUMPTION<sup>1</sup>**(AVDDH=3.3V ± 5%, AVDDL=1.8V ± 5%, -55°C ≤ T<sub>C</sub> ≤ +125°C)

| SYMBOL                   | PARAMETER                  | CONDITION  | MIN   | TYP  | MAX   | UNIT |
|--------------------------|----------------------------|--|-------|------|-------|------|
| AVDDH                    | Analog 3.3V supply         |  | 3.135 | 3.3  | 3.465 | V    |
| AVDDL                    | Analog 1.8V supply         |  | 1.7   | 1.8  | 1.9   | V    |
| P <sub>PD</sub>          | Consumption in power-down  | External 1.8V supply <sup>3</sup>  |       | 4    |       | mW   |
|                          |                            | Internal regulated 1.8V supply <sup>3</sup>                              |       | 5    |       | mW   |
| P <sub>SL</sub>          | Consumption in sleep mode  | External 1.8V supply <sup>3</sup>  |       | 91   |       | mW   |
|                          |                            | Internal regulated 1.8V supply <sup>3</sup>                              |       | 92   |       |      |
| <b>CMOS Data Outputs</b> |                            |  |       |      |       |      |
| OV <sub>DD</sub>         | Output supply              |  | 2.0   | 3.3  | 3.6   | V    |
| I <sub>AVDDH</sub>       | Analog 3.3V supply current | External 1.8V supply <sup>2</sup>  |       | 383  | TBD   | mA   |
|                          |                            | Internal regulated 1.8V supply <sup>2</sup>                              |       | 388  |       |      |
| I <sub>AVDDL</sub>       | Analog 1.8V supply current | External 1.8V supply <sup>2</sup>  |       | 7    | TBD   | mA   |
| P <sub>D</sub>           | Total power consumption    | External 1.8V supply <sup>2</sup>  |       | 1277 | TBD   | mW   |
|                          |                            | Internal regulated 1.8V supply <sup>2</sup>                              |       | 1280 |       |      |
| <b>LVDS Data Outputs</b> |                            |  |       |      |       |      |
| OV <sub>DD</sub>         | Output supply              |  | 2.0   | 3.3  | 3.6   | V    |
| I <sub>AVDDH</sub>       | Analog 3.3V supply current | External 1.8V supply <sup>2</sup>  |       | 383  | TBD   | mA   |
|                          |                            | Internal regulated 1.8V supply <sup>2</sup>                              |       | 388  |       |      |
| I <sub>AVDDL</sub>       | Analog 1.8V supply current | External 1.8V supply <sup>2</sup>  |       | 7    | TBD   | mA   |
| I <sub>OVDD</sub>        | Output supply current      | Single termination mode <sup>2</sup>                                     |       | 63   | TBD   | mA   |
|                          |                            | Double termination mode <sup>2</sup>                                     |       | 125  |       |      |
| P <sub>D</sub>           | Total power consumption    | External 1.8V supply <sup>2</sup><br>(single termination mode)           |       | 1484 | TBD   | mW   |
|                          |                            | Internal regulated 1.8V supply <sup>2</sup><br>(single termination mode) |       | 1489 |       |      |

**Notes:**

- For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured (see ordering information).
- Parameters guaranteed by test.
- Parameters guaranteed by characterization.

PACKAGING





Figure 6: 100-Lead CQFP Pinout for CMOS Output Mode (Double Data Rate)

## ORDERING INFORMATION

### UT14AD20P 14-bit 20-MSps Pipeline A-to-D Converter



#### Notes:

1. Lead finish is "C" (Gold) only.
2. Prototype flow per Aeroflex Colorado Springs Manufacturing Flows Document. Radiation neither tested nor guaranteed.

# ***Aeroflex Colorado Springs - Datasheet Definition***

**Advanced Datasheet - Product In Development**

**Preliminary Datasheet - Shipping Prototype**

**Datasheet - Shipping QML & Reduced HiRel**

## **COLORADO**

Toll Free: 800-645-8862  
Fax: 719-594-8468

## **INTERNATIONAL**

Tel: 805-778-9229  
Fax: 805-778-1980

## **NORTHEAST**

Tel: 603-888-3975  
Fax: 603-888-4585

## **SE AND MID-ATLANTIC**

Tel: 321-951-4164  
Fax: 321-951-4254

## **WEST COAST**

Tel: 949-362-2260  
Fax: 949-362-2266

## **CENTRAL**

Tel: 719-594-8017  
Fax: 719-594-8468

***www.aeroflex.com      info-ams@aeroflex.com***

Aeroflex Colorado Springs, Inc., reserves the right to make changes to any products and services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties.



Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused