

MB81C1001A-70L/-80L/-10L

CMOS 1M x 1 BIT NIBBLE MODE LOW POWER DRAM

CMOS 1,048,576 X 1 Bit Nibble Mode Low Power DRAM

The Fujitsu MB81C1001A is a CMOS, fully decoded dynamic RAM organized as 1,048,576 words x 1 bit. The MB81C1001A has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high—band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three–dimensional stacked capacitor cell technology gives the MB81C1001A high α-ray soft error immunity and extended refresh time.

CMOS technology is used in the peripheral circuits to provide low power dissipation and high speed operation.

PRODUCT LINE & FEATURES

Parameter	MB81C1001A 70L	MB81C1001A -80L	MB81C1001A -10L				
RAS Access Time	70ns max.	80ns max.	100ns max.				
Random Cycle Time	125ns min.	140ns min.	170ns min.				
Address Access Time	35ns max.	40ns max.	50ns max.				
CAS Access Time	20ns max.	20ns max.	25ns max.				
Nibble Mode Cycle Time	40ns min.	40ns min.	45ns min.				
Low Power Dissipation Operating current	374mW max.	297mW max.					
Standby current	5.5mW max. (TTL level) / 1.4mW max. (CMOS level						

- 1,048,576 words x 1 bit organization
- Silicon gate, CMOS, 3D–Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 64ms
- · Common I/O capability by using early write
- RAS only, CAS-before-RAS, or Hidden Refresh
- Nibble Mode, Read–Modity–Write capavility
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to VSS	V _{IN} , V _{OUT}	-1 to +7	V
Voltage of V _{CC} supply relative to VSS	Vcc	-1 to +7	٧
Power Dissipation	PD	1.0	w
Short Circuit Output Current	1	50	mA
Storage Temperature	T _{STG}	-55 to +125	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



DIP-18P-M04



LCC-26P-M04



ZIP-20P-M02




FPT-24P-M04



FPT-24P-M05


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance diretuit.



CAPACITANCE (T_A= 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A9, D _{IN}	C _{IN1}	_	5	pF
Input Capacitance, RAS, CAS, WE	C _{IN2}		5	pF
Output Capacitance, D OUT	C _{OUT}	_	6	pF

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Max	Unit	Amblent Operating Temp
Supply Voltage		Vcc	4.5	5.0	5.5	,,	
	Ш.	V _{SS}	0	0	0	ı v	
Input High Voltage, all inputs	1	VIH	2.4	_	6.5	٧	0 °C to +70 °C
Input Low Voltage, all inputs	1	VIL	-2.0	_	0.8	V	

FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any one of 1,048,576 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by CAS and RAS as shown in Figure 1. First, nine row address bits are input on pins A0—through—A9 and latched with the row address strobe (RAS) then, ten column address bits are input and latched with the column address strobe (RAS). Both row and column addresses must be stable on or before the falling edge of RAS, respectively. The address latches are of the flow—through type; thus, address information appearing after trans.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Data is written into the MB81C1001A during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of CAS or WE. In an early write cycle, data input is strobed by CAS, and set up and hold times are referenced to CAS. In a delayed write or read-modify-write cycle, WE is set low after CAS. Thus, data input is strobed by WE, and set up and hold times are referenced to WE.

DATA OUTPUT

The three—state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high—impedance state until the column address strobe goes Low. When a read or read—modify—write cycle is executed, valid outputs are obtained under the following conditions:

tRAC: from the falling edge of RAS when tRCD (max) is satisfied.

tCAC: from the falling edge of CAS when tRCD is greater than tRCD, tRAD (max).

tAA : from column address input when tRAD is greater then tRAD (max).

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Notes 3

Parame	ter Notes	Symbol	Conditions	Min	Values Typ	Max	Unit
Output high voltage		V _{OH}	IOH = -5 mA	2.4	— тур —	— Mex	٧٠
Output low voltage		V _{OL}	iOL = 4.2 mA	_		0.4	•
Input leakage current	(any input)	l _{I(L)}	0V ≤ VIN ≤ 5.5V; 4.5V ≤ VCC ≤ 5.5V; VSS=0V;All other pins not under test =0V	-10		10	μА
Output leakage current		1 O(L)	0V ≤ VOUT ≤ 5.5V; Data out disabled	-10	_	10	
Operating current	MB81C1001A-70L					68	
(Average power supply current)	MB81C1001A-80L	ICC ₁	RAS & CAS cycling; t _{RC} = min			62	mA
supply current)	MB81C1001A-10L					54	
Standby current	TTL level	ICC 2	RAS=CAS=VIH			1.0	
(Power supply current)	CMOS level	1002	RAS=CAS ≥ VCC-0.2V	1	_	0.25	mA
	MB81C1001A-70L	ICC 3				68	
Refresh current #1 (Average power	MB81C1001A-80L				_	62	mA
supply current) 2	MB81C1001A-10L		cycling; t _{RC} = min			54	
	MB81C1001A-70L					22	
Nibble Mode current 2	MB81C1001A-80L	ICC4	RAS = VIL, CAS cycling; t _{NC} = min		_	22	mA
[2]	MB81C1001A-10L					20	
Refresh current	MB81C1001A-70L		RAS cycling ;			68	
#2 (Average power	MB81C1001A-80L	ICC 5	CAS-before-RAS;	_	_	62	mA
supply current) 2	MB81C1001A-10L		t _{RC} = min			54	
Battery Back up	MB81C1001A-70L		RAS cycling ; CAS-before-RAS :				
current (Average power	MB81C1001A-80L	ICC 6	t _{RC} =125 μs, t _{RAS} =min. to 1 μs, D _{OUT} =open.	_	_	250	μА
supply current)	MB81C1001A-10L		Other pin ≥ V∞–0.2V or ≤ 0.2V				

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

Time Between Refresh t REF - 64 -		No. Parameter Notes		MB81	C1001A	MB81	C1001A 80L		C1001A	
2 Random Read/Write Cycle Time	NO.	FAIAIIOIS NOIS	3,111001			Min	Max			Unit
2 Random Read/Write Cycle Time t Red Access Time from FAS 1 t Red 145 — 140 — 200 — 200 — 200 — 200 — 200 — 200 — 200 — 200 — 200 — 200 — 200 — 200 — 200 — 200 — 200 — 200 — 25 — 20 — 25 — 20 — 25 — 20 — 25 <	1	Time Between Refresh	t _{REF}	-	64	-	64		64	ms
4 Access Time from FAS	2	Random Read/Write Cycle Time		125		140	_	170	_	an
5 Access Time from CAS 7,9 ¹ CAC — 20 — 20 — 20 — 20 — 20 — 20 — 20 — 20 — 20 — 20 — 20 — 20 — 50 7 Output Buffer Turn on Delay Time ton 0 — 20 — 20 — 20 — 20 — 20 — 20 — 20 — 20 — 20 — 25 — 10 — 10 — 10 —	3	Read-Modify-Write Cycle Time	t _{RWC}	145		165	_	200		ns
6 Column Address Access Time 8.9 t _{AA} — 95 — 40 — 50 7 Output Hold Time t _{OH} 0 — 20 — 20 — 20 — 20 — 20 — 25 — 100000 100000 100000 100000 100 1000000 100 1000000 100 1000000 100 1000000 100 1000000 100 100 100 — 25 — 25 — 25 — 25 — 25 — 25 —	4	Access Time from RAS 6,9	t _{RAC}		70		80	_	100	ns
7	5	Access Time from CAS 7,9	t _{CAC}	_	20		20		20	ns
8 Output Buffer Turn on Delay Time ton 0 0 25 20 20 2	6	Column Address Access Time 8,9			35		40		50	ns
9 Output Buffer Turn off Delay Time 10 t _{OFF} − 15 − 20 − 20 10 Transition Time	7	Output Hold Time	t _{oн}	0		0	_	0	<u> </u>	ns
10 Transition Time t _T 2 50 2 50 2 50 11 RAS Precharge Time t _{RAS} 45 — 50 — 60 — 12 RAS Pulse Width t _{RAS} 70 100000 80 100000 100 100000 13 RAS Hold Time t _{RAS} 70 10000 — 20 — 25 — 14 CAS to RAS Precharge Time t _{CRP} 0 — 0	8	Output Buffer Turn on Delay Time	t _{on}	0	_	0		0		ns
11 RAS Precharge Time t RP 45 — 50 — 60 — 12 RAS Pulse Width t RAS 70 100000 80 100000 100 100000 13 RAS Hold Time t RSH 20 — 20 — 25 — 14 CAS to RAS Precharge Time t CRP 0 —	9	Output Buffer Turn off Delay Time 10	toff		15	_	20	-	20	กร
12 RAS Pulse Width t RAS 70 100000 80 100000 100 100000 13 RAS Hold Time t RSH 20 — 20 — 25 — 14 CAS to RAS Precharge Time t CAP 0 — 0 — 0 — 15 RAS to CAS Delay Time 11.12 t CAP 0 — 0 — 0 — 16 CAS Pulse Width t CAS 20 — 20 — 25 — 17 CAS Hold Time t CAS Hold Time t CAS Hold Time t CAS Hold Time 10 — 10 — 10 — 18 CAS Precharge Time (C—B—R cycle) 17 t CPN 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 11 — 10 — 15 — 10	10	Transition Time	t _T	2	50	2	50	2	50	ns
12 RAS Pulse Width t RAS 70 100000 80 100000 100 100000 13 RAS Hold Time t RSH 20 — 20 — 25 — 14 CAS to RAS Precharge Time t CAP 0 — 0 — 0 — 15 RAS to CAS Delay Time 11.12 t CAP 0 — 0 — 0 — 16 CAS Pulse Width t CAS 20 — 20 — 25 — 17 CAS Hold Time t CAS Hold Time t CAS Hold Time t CAS Hold Time 10 — 10 — 10 — 18 CAS Precharge Time (C—B—R cycle) 17 t CPN 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 11 — 10 — 15 — 10	11	RAS Precharge Time	t _{RP}	45	_	50	_	60	_	ns
13 RAS Hold Time t RSH 20 — 20 — 25 — 14 CAS to RAS Precharge Time t CRP 0 — 0 — 0 — 15 RAS to CAS Delay Time T1,12 t RCD 20 50 20 60 25 75 16 CAS Pulse Width t CAS 20 — 20 — 25 — 17 CAS Hold Time t CAS 20 — 20 — 25 — 18 CAS Precharge Time (C—B—R cycle) 17 t CAS 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 15 — 15 — 15 — 15 — 15 —	12	RAS Pulse Width	t _{RAS}	70	100000	80	100000	100	100000	ns
14 CAS to RAS Precharge Time t CAP 0 — 0 — 0 — 15 RAS to CAS Delay Time 11,12 t RCD 20 50 20 60 25 75 16 CAS Pulse Width t CAS 20 — 20 — 25 — 17 CAS Hold Time t CSH 70 — 80 — 100 — 18 CAS Precharge Time (C—B—R cycle) 17 t CPN 10 — 11 11 11 11 11 11 11 12 — 10 —	13	RAS Hold Time		20	_	20	_	25	_	ns
Table Tabl	14	CAS to RAS Precharge Time		0	_	0		0	_	ns
16 CAS Pulse Width t _{CAS} 20 — 20 — 25 — 17 CAS Hold Time t _{CSH} 70 — 80 — 100 — 18 CAS Precharge Time (C—B—R cycle) 17 t _{CSH} 10 — 0 — 0 — 0 — 0 — 0 — 0 — 0 — 0 — 0 — 0 — 0 — 0 — 0 — 0 — 15 40 20 50 — 12 — 15 40	15	RAS to CAS Delay Time [11,12]		20	50	20	60	25	75	ns
17 CAS Hold Time t _{CSH} 70 — 80 — 100 — 18 CAS Precharge Time (C-B-R cycle) 17 t _{CPN} 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 10 — 50 — 20 50 — 20 — 50 — 20 — 50 — 20 — 50 — 20 — <td>16</td> <td>CAS Pulse Width</td> <td></td> <td>20</td> <td>_</td> <td>20</td> <td>_</td> <td>25</td> <td>_</td> <td>ns</td>	16	CAS Pulse Width		20	_	20	_	25	_	ns
18 CAS Precharge Time (C-B-R cycle) 17 t _{CPN} 10 — 10 — 10 — 19 Row Address Set Up Time t _{ASR} 0 — 0 — 0 — 20 Row Address Hold Time t _{RAH} 10 — 10 — 15 — 21 Column Address Set Up Time t _{ASC} 0 — 0 — 0 — 22 Column Address Hold Time t _{CAH} 12 — 15 — 15 — 23 RAS to Column Address Delay Time 13 t _{RAD} 15 35 15 40 20 50 24 Column Address to RAS Lead Time t _{RAD} 15 35 15 40 20 50 25 Read Command Set Up Time t _{RCS} 0 — 0 — 0 — 26 Read Command Hold Time 14 t _{RCH} 0 — 0 — 0	17	CAS Hold Time		70		80	_	100	_	ns
20 Row Address Hold Time t RAH 10 - 10 - 15 -	18	CAS Precharge Time (C-B-R cycle) 17		10	_	10	_	10	_	ns
20 Row Address Hold Time t RAH 10 - 10 - 15 -	19	Row Address Set Up Time	t _{asr}	0	_	0		0	_	ns
21 Column Address Set Up Time t ASC 0 — 0 — 0 — 22 Column Address Hold Time t CAH 12 — 15 — 15 — 23 RAS to Column Address Delay Time 13 t RAD 15 35 15 40 20 50 24 Column Address to RAS Lead Time t RAS — 40 — 50 — 25 Read Command Set Up Time t RAS 0 — 0 — 0 — 26 Read Command Hold Time 14 t RRH 0 — 0 — 0 — 27 Read Command Hold Time 14 t RCH 0 — 0 — 0 — 28 Write Command Set Up Time 15 t WCH 10 — 12 — 15 — 30 WE Pulse Width t WCH 10 — 12 — 15 —	20	Row Address Hold Time		10	_	10	_	15	_	ns
22 Column Address Hold Time t CAH 12 — 15 — 15 — 23 RAS to Column Address Delay Time 13 t RAD 15 35 15 40 20 50 24 Column Address to RAS Lead Time t RAL 35 — 40 — 50 — 25 Read Command Set Up Time t RCS 0 — 0 — 0 — 26 Read Command Hold Time 14 t RRH 0 — 0 — 0 — 27 Read Command Hold Time 14 t RRH 0 — 0 — 0 — 28 Write Command Set Up Time 15 t WCB 0 0 0 — 29 Write Command Hold Time t WCB 10 — 12 — 15 — 30 WE Pulse Width t WCB 10 — 12 — 15 —	21	Column Address Set Up Time		0		0	_	0	_	ns
23 RAS to Column Address Delay Time 13 t RAD 15 35 15 40 20 50 24 Column Address to RAS Lead Time t RAL 35 — 40 — 50 — 25 Read Command Set Up Time t RES 0 — 0 — 0 — 0 — 26 Read Command Hold Time Referenced to RAS 14 t RRH 0 — 0 — 0 — 0 — 27 Read Command Hold Time Referenced to CAS 14 t RCH 0 — 0 — 0 — 0 — 28 Write Command Set Up Time 15 t wcs 0 0 0 0 — 29 Write Command Hold Time t wch 10 — 12 — 15 — 30 WE Pulse Width t wch 10 — 12 — 15 — 31 Write Command to RAS Lead Time t	22	Column Address Hold Time		12	_	15	_	15	_	an
24 Column Address to RAS Lead Time t RAL 35 — 40 — 50 — 25 Read Command Set Up Time t RCS 0 — 0 — 0 — 26 Read Command Hold Time Referenced to RAS 14 t RCH 0 — 0 — 0 — 27 Read Command Hold Time Referenced to CAS 14 t RCH 0 — 0 — 0 — 28 Write Command Set Up Time 15 t wcs 0 0 0 — 29 Write Command Hold Time t wch 10 — 12 — 15 — 30 WE Pulse Width t wch 10 — 12 — 15 — 31 Write Command to RAS Lead Time t cwl 15 — 20 — 25 — 32 Write Command to CAS Lead Time t cwl 12 — 15 — 20 — <td>23</td> <td>RAS to Column Address Delay Time 13</td> <td></td> <td>15</td> <td>35</td> <td>15</td> <td>40</td> <td>20</td> <td>50</td> <td>ns</td>	23	RAS to Column Address Delay Time 13		15	35	15	40	20	50	ns
26 Read Command Hold Time Referenced to RAS 14 t RRH 0 - 0 - 0 - 27 Read Command Hold Time Referenced to CAS 14 t RCH 0 - 0 - 0 - 28 Write Command Set Up Time 15 t wcs 0 0 0 0 29 Write Command Hold Time t wch 10 - 12 - 15 - 30 WE Pulse Width t wch 10 - 12 - 15 - 31 Write Command to RAS Lead Time t RWL 15 - 20 - 25 - 32 Write Command to CAS Lead Time t CWL 12 - 15 - 20 -	24	Column Address to RAS Lead Time		35	_	40	_	50		ns
26 Read Command Hold Time Referenced to RAS 14 t RRH 0 — 0 — 0 — 27 Read Command Hold Time Referenced to CAS 14 t RCH 0 — 0 — 0 — 28 Write Command Set Up Time 15 t wcs 0 0 0 0 29 Write Command Hold Time t wch 10 — 12 — 15 — 30 WE Pulse Width t wp 10 — 12 — 15 — 31 Write Command to RAS Lead Time t RWL 15 — 20 — 25 — 32 Write Command to CAS Lead Time t CWL 12 — 15 — 20 —	25	Read Command Set Up Time	t _{RCS}	0	_	0	_	0	_	ns
27 Referenced to CAS 14 trace 0 - 15 - 15 - 15 - 15 - 15 - 20 - 25 - - 32 - 20 - 20 - 20 - - 20 - 20 - 20 - 20 - 20 - 20 - 20 - 20 - 20 - 20 - 20 <td>26</td> <td></td> <td></td> <td>0</td> <td>_</td> <td>0</td> <td>-</td> <td>0</td> <td>_</td> <td>ns</td>	26			0	_	0	-	0	_	ns
29 Write Command Hold Time twch 10 — 12 — 15 — 30 WE Pulse Width twp 10 — 12 — 15 — 31 Write Command to RAS Lead Time tml 15 — 20 — 25 — 32 Write Command to CAS Lead Time tml 12 — 15 — 20 —	27	14.11	t _{RCH}	0	_	٥	-	0	_	ns
30 WE Pulse Width t WP 10 12 15	28	Write Command Set Up Time 15	twcs	0		0		0		ns
31 Write Command to RAS Lead Time t _{RWL} 15 _ 20 _ 25 _ 32 Write Command to CAS Lead Time t _{CWL} 12 _ 15 _ 20 _	29	Write Command Hold Time	twcH	10		12	_	15	-	ns
31 Write Command to RAS Lead Time t _{RWL} 15 _ 20 _ 25 _ 32 Write Command to CAS Lead Time t _{CWL} 12 _ 15 _ 20 _	30	WE Pulse Width	t _{we}	10		12		15		ns
	31	Write Command to RAS Lead Time	t _{RWL}	15]	20	_	25	_	ns
33 DIN Set Up Time	32	Write Command to CAS Lead Time	t _{cwL}	12		15]	20]	ns
	33	DIN Set Up Time	t _{DS}	0	_	0		0		ns
34 DIN Hold Time t _{DH} 10 _ 12 _ 15 _	34	DIN Hold Time	t _{DH}	10	_	12	_	15	_	ns

AC CHARACTERISTICS (Continued)


(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter Notes	Symbol		C1001A '0L		C1001A BOL		C1001A 10L	
		7	Min	Max	Min	Mex	Min	Max	Unit
35	RAS to WE Delay Time 15	t _{RWD}	70	1	80	_	100	_	ns
36	CAS to WE Delay Time 15	t _{CWD}	20	1	20	-	25	_	ns
37	Column Address to WE Delay Time 15	t AWD	35	-	40		50	_	ns
38	RAS Precharge Time to CAS Active Time (Refresh Cycles)	t apc	0		0		0	-	ns
39	CAS Set Up Time for CAS-before - RAS Refresh	t csa	0	1	0	1	0	-	ns
40	CAS Hold Time for CAS-before - RAS Refresh	t cha	10	1	12		15	_	ns
50	Nibble Mode Read/Write Cycle Time	t NC	40	1	40	1	45	1	ns
51	Nibble Mode Read-Modify- Write Cycle Time	t NRWC	60		60	ı	70	_	ns
52	Access Time from CAS Precharge	t npa	_	35	_	35		40	ns
53	Nibble Mode CAS Precharge Time	t NCP	10		10	_	10		ns

Notes:

- Referenced to VSS
- Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 Icc depends on the number of address change as RAS = VIL and CAS = VIH.
 - Icc1, Icc3 and Iccs are specified at one time of address change during RAS = VIL and CAS = VIH.
 - Icc4 is specified at one time of address change during RAS = VIL and CAS = VIH.
- An Initial pause (FAS = CAS = VIH) of 200µs is required after power-up followed by any eight FAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before-FAS initialization cycles instead of 8 FAS cycles are required.
- 4. AC characteristics assume t_T = 5ns.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that tRCD≤ tRCD (max), tRAD≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- If tRCD≥tRCD (max), tRAD≥tRAD (max), and tasc≥tAA -tCAC t T, access time is tCAC.
- 8. If t_{RAD} ≥ t_{RAD} (max) and t_{ASC} ≤ t_{AA} -t_{CAC} -t_T, access time is
- 9. Measured with a load equivalent to two TTL loads and 100 pF.

- toff and toez is specified that output buffer change to high impedance state.
- 11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.
- 12. trco (min) = tran (min) + 2t T + tasc (min).
- 13. Operation within the trap (max) limit ensures that trac (max) can be met. trap (max) is specified as a reference point only; if trap is greater than the specified trap (max) limit, access time is controlled exclusively by trac or trap.
- 14. Either tRRH or tRCH must be satisfied for a read cycle.
- 15. t wcs , t cwo , t,Rwo and tawo are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If twcs > t wcs (min), the cycle is an early write cycle and Dout pin will maintain high impedance state thoughout the entire cycle. If t cwo > t cwo (min), t Rwo > t RWO (min), and t RWO > t RWO (min), the cycle is a read modify—write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be exected by satisfying triwident of the cycle.
- 16 t_{NPA} is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if t_{NCP} is long, t_{NPA} is longer than t_{NPA} (max).
- Assumes that CAS -before— RAS refresh only.





FUNCTIONAL TRUTH TABLE


		Clock Input			ss Input	> D	Data		
Operation Mode	RAS	CAS	WE	Row	Column	Input	Output		Note
Standby	н	Н	Х	_	_	_	High-Z	_	
Read Cycle	L	L	Н	Valid	Valid	_	Valid	Yes *1	t _{RCS} ≥ t _{RCS} (min)
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	Yes *1	t wcs≥ t wcs(min)
Read-Modify-Write Cycle	L	L	H→L	Valid	Valid	X → Valid	Valid	Yes *1	t _{CWD} ≥ t _{CWD} (min)
RAS-only Refresh Cycle	L	Н	х	Valid	_	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	х		_	_	High-Z	Yes	t _{CSR} ≥ t _{CSR} (min)
Hidden Refresh Cycle	H→L	L	х	_	_	_	Valid	Yes	Previous data is kept


Notes:


X: "H" or "L"
*1: It is impossible in Nibble Mode.



















Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS—only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS—only refresh, Dout pin is kept in a high-impedance state.



DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.





A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A9 are defined by the on-chip refresh counter. The bit A9 is set high internally. Column Address: Bits A0 through A9 are defined by latching levels on A0–A9 at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 CAS-before-RAS refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 512 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS—before—RAS refresh counter test (read—modify—write cycles). Repeat this procedure 512 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 512 memory locations.
- 6) Complement test pattern and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81C1001A			C1001A 80L	MB81	Unit	
			Min	Max	Min	Max	Min	Max	Oill
90	Access Time from CAS	t _{FCAC}		45	-	50		60	ns
91	CAS to WE Delay Time	t FCWD	45		50		60	_	ns
92	CAS Precharge Time	t _{CPT}	20		20	_	20		ns

Note . Assumes that CAS-before-RAS refresh counter test cycle only.

PACKAGE DIMENSIONS

