

STC9620F Series

CMOS COMMUNICATION PROTOCOL CONTROLLER

- Compatible with "AT Command" System
- Ports for Interface with Modem and Host CPU
- On-chip Data Parallel/Serial Conversion Circuit

■DESCRIPTION

The STC9620F Series asynchronous Communication Protocol Controller runs on a host CPU via an external data memory (registers) and controls a modem LSI or dialer to provide an intelligent communication function. The protocol controller is stored in the program memory of the STC9620F, and can be changed as required to support a specific communication protocol.

In order for the user to understand the functions of the STC9620F Series more realistically, this document focuses on the STC9620F_{0B} that provides programmed intelligent functions compatible with the "AT Command" system.


The STC9620F_{0B} contains a parallel/serial data conversion circuit. The STC9620F_{0B} enables the designer to easily configure a system bus interface based intelligent modem when combined with :

1,200 bps PSK full-duplex modem LSI	STC9492C _{1D} (STC9492M _{1D})
300 bps FSK full-duplex modem LSI	STC9424C _{0A} (STC9424M _{0A})
DTMF dialer	STC2588C _{1B} (STC2588M _{1B})
System bus interface LSI (external data memory)	STC9610F _{0A}


■FEATURES

- Compatible with "AT Command" system
- Can be used with Bell 212A/103 or CCITT V.22/(V.21) protocol (V.21 optional)
- On-chip asynchronous (start-stop synchronous) communication parallel/serial data conversion
- Interface with host CPU Programmable registers
 - External data memory : 8 × 8 bits
- Modem control interface Function assignment I/O ports
 - Data : Format : Asynchronous serial
(Start-stop synchronous)
 - Length : 7 or 8 bits
 - Parity : None, even, odd, mark, space
 - Stop bit length : 1 or 2 bits
 - Break signal : Generation/detection function
- Power supply Single 5V
- Package 60-pin QFP (plastic)

■ BLOCK DIAGRAM



■ PIN CONFIGURATION



PIN DESCRIPTION

Pin name	Pin No.	I/O	Functions
WR	1	O*1	Provides a timing signal for writing data to external data memory.
ALE	2	O*1	The address of external data memory or external program memory is latched at the falling edge of the output provided at this pin.
P00—P07	3—10	I/O*2	I/O ports for external data memory or external program memory. Each of these pins provides the address of external data memory synchronously with the ALE signal, then reads or writes data synchronously with the \overline{RD} or \overline{WR} signal. Also, it provides the low-order 8 bits of the address of external program memory synchronously with the ALE signal, then fetches the addressed instruction synchronously with the \overline{PSEN} signal.
P20—P23	11—14	O*2 *3	Output only ports used to control the modem. The P20—P23 provide the high-order 4 bits of the address of external program memory when it is connected.
P24—P27	31—34		
[SQTL]	[11]		[Controls the squelch transmitter (SQT) pin of STC9430 Series.]
[ALBL]	[12]		[Controls the analog loopback test (ALB) pin of STC9430C Series.]
[PSI]	[13]		[Controls the power save control (PSI) pin of STC9430C Series.]
[SQTH]	[14]		[Controls the squelch transmitter (SQT) pin of STC9492C ₁₀ .]
[ALBH]	[31]		[Controls the analog loopback test (ALB) pin of STC9492C ₁₀ .]
[SPON]	[32]		[Turns on/off the speaker to monitor DTMF tone or send/receive signal. Speaker ON...low level Speaker OFF...high level]
	[33]		[For STC9620F ₀₈ , this pin must be opened as the device does not use P26.]
[AUX]	[34]		[Provides an output for driving the relay which determines whether the modem or handset is to be connected to the telephone line. Modem connected...low level Handset connected...high level]
P10—P17	15—22	I*2	Input only ports to control the modem.
[RxD]	[15]	[STC9430C Series or STC9492C ₁₀ receive data (RxD) input]	
[CD]	[16]	[STC9430C Series carrier detection signal (CD) input]	
[PSD]	[17]	[STC9492C ₁₀ PSK energy detection signal (PSD) input]	
[ED]	[18]	[STC9492C ₁₀ carrier detection signal (ED) input]	
[NSM]	[19]	[STC9492C ₁₀ non-scramble mark detection signal (NSM) input]	
[LMON]	[20]	[STC9492C ₁₀ call progress tone detection signal (LMON) input]	
	[21][22]	[For STC9620F ₀₈ , these pins must be opened as the device does not use P16/P17.]	
P30—P37	23—30	O*2	Output only ports for modem control.
[B/C]	[23]	[Controls the Bell/CCITT (B/C) pin of STC9492C ₁₀ .]	
[HOOK]	[24]	[Controls the hook switch (HS) pin of STC2588C ₁₈ . Also drives the relay which is used to select on-hook or off-hook for the telephone circuit. Off-hook...low level On-hook...high level]	
[DLB]	[25]	[Controls the digital remote loopback test (DLB) pin of STC9492C ₁₀ .]	
[SCBE]	[26]	[Controls the scramble control (SCBE) pin of STC9492C ₁₀ .]	
[O/A]	[27]	[Controls the originate/answer mode select (O/A) pin of STC9430C Series or STC9492C ₁₀ .]	
[HALF]	[28]	[Controls the 1,200/600 bps data transfer speed select (HALF) pin of STC9492C ₁₀ .]	
[ANSC]	[29]	[Controls the answer tone send control (ANSC) pin of STC9492C ₁₀ .]	
	[30]	[For STC9620F ₀₈ , this pin must be opened as the device does not use P37.]	
\overline{SS}	35	I	This signal is used to execute one instruction after another. The pin contains a pull-up resistor (about 100k-ohms), and pulled down (about 10k-ohms) when the device is in stop mode. [For STC9620F ₀₈ , the \overline{SS} pin must be opened as the device does not use it.]
RESET	36	I	Resets the internal CPU into stand-by mode. (A pull-up resistor is incorporated.) Stand-by mode...low level Normal run mode...high level In stand-by mode, the set up of each function is as follows: <ul style="list-style-type: none"> • Program counter set to "0" • Stack pointer set to "0" • Program memory area set to addresses 0 through 2047 • Ports P0—P3 set to entry mode • Pin T0 set to entry mode • External interrupts disabled • Internal interrupts disabled • Pin TxD set to "1" • Timer/counter off

Remarks: The descriptions enclosed in [] give functions of the STC9620F₀₈.

Pin name	Pin No.	I/O	Functions															
V _{SS}	37	—	Power supply, 0V															
OSC2	38	O	A crystal oscillator (3.579545MHz) is connected between the two pins and capacitors (C _G , C _D) between each of the pins and the power supply pin to make reference signal sources.															
OSC1	39	I																
RxC	40	I	Receive clock is entered at this pin. (A pull-up resistor is incorporated.) Data is read from P10 [RxD] synchronously with the falling edge of the receive clock entered.															
T ₀	41	I	This pin receives the stand-by clear signal. (A pull-up resistor is incorporated.) If at least 2 cycles of low level are applied to this pin with an external interrupt enabled, an interrupt occurs to clear the stand-by mode. [For STC9620F ₀₈ , the T ₀ pin must be opened as the device does not use it.]															
NC	42	—	As this pin is used for special operation verification, it must be held open.															
ROW4—ROW1	43—46	O	Controls key entry for the DTMF dialer. A combination of these outputs enables access to keys 0—9, *, and #. [Controls the STC2588C ₁₈ key input (ROW4—ROW1, COL4—COL1) pins.]															
COL4—COL1	47—50																	
CLKS	51	O	System clock output. In normal run mode, a system clock of 3.579545MHz (the oscillation circuit frequency) is output via the buffer. [The system clock is supplied as the reference signal source for STC9424C _{0A} , STC2588C ₁₈ or STC9610F _{0A} .]															
TxC	52	I	Transmit clock input. The TxD pin provides transmit data which becomes stable at the falling edge of the transmit clock entered to the TxC pin.															
TxD	53	O	Transmit data output. Transmit data written into the external data memory according to the format information stored by the host CPU is supplied in serial data form at the baud rate of the transmit clock entered to the TxC pin. [Transmit data is supplied to the STC9430C Series or STC9492C _{1D} transmit data input (TxD) pin.]															
T1	54	I	Interrupt control signal input. (A pull-up resistor is incorporated.) When high level is applied to this pin, internal interrupt mode results and the input to pin T2 is nullified. For low level, external interrupt mode results and an interrupt signal entered to pin T2 becomes valid. [For STC9620F ₀₈ , the T1 pin must be opened as the device does not use it.]															
T2	55	I	External interrupt signal input. (A pull-up resistor is incorporated.) In external interrupt mode, an external interrupt is enabled at the falling edge of the input to pin T2. [For STC9620F ₀₈ , the T2 pin must be opened as the device does not use it.]															
EAT	56	I	A combination of these two pin inputs determines control mode. (Pull-up resistors are incorporated.)															
EA2	57																	
			<table border="1"> <thead> <tr> <th>EA2</th> <th>EAT</th> <th>Control mode</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>H</td> <td>Normal run mode</td> </tr> <tr> <td>H</td> <td>L</td> <td>External program memory mode</td> </tr> <tr> <td>L</td> <td>H</td> <td>Internal program memory data read mode</td> </tr> <tr> <td>L</td> <td>L</td> <td>Internal program memory addressing mode</td> </tr> </tbody> </table>	EA2	EAT	Control mode	H	H	Normal run mode	H	L	External program memory mode	L	H	Internal program memory data read mode	L	L	Internal program memory addressing mode
EA2	EAT	Control mode																
H	H	Normal run mode																
H	L	External program memory mode																
L	H	Internal program memory data read mode																
L	L	Internal program memory addressing mode																
RD	58	O	Provides a timing signal at which data is read from external data memory.															
PSEN	59	O	Provides a timing signal at which an instruction is taken from external program memory.															
V _{DD}	60	—	Power supply, +5V															

Remarks : The descriptions enclosed in [] give functions of the STC9620F₀₈.

Notes *1 Each control signal holds high level when the device is in the stand-by mode or stop mode, or when the program halts in a single step mode.

*2 In the stand-by mode (system reset), all of P00—P07, P10—P17, P20—P27 and P30—P37 work as input ports.

*3 With external program memory used, no data can be derived from P20—P23.

■ABSOLUTE MAXIMUM RATINGS

(V_{SS} = 0V)

Parameter	Symbol	Ratings	Unit
Power supply voltage	V _{DD}	-0.3 to 7.0	V
Input voltage	V _I	-0.3 to V _{DD} +0.3	V
Output voltage	V _O	-0.3 to V _{DD} +0.3	V
Power Dissipation	P _D	0.5	W
Operating temperature	T _{opr}	-10 to 70	°C
Storage temperature	T _{stg}	-65 to 150	°C
Soldering temperature and time	T _{sol}	260°C, 10s (at lead)	—

■RECOMMENDED OPERATING CONDITIONS

(V_{SS} = 0V, f_{osc} = 3.579545MHz, Ta = -10 to 70°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Operating voltage	V _{DD}		4.5	5	5.5	V
Operating frequency	f _{osc}	V _{DD} = 5V ± 10%	50	—	4,000	kHz

■ELECTRICAL CHARACTERISTICS

●DC Characteristics

(V_{DD} = 5V ± 10%, V_{SS} = 0V, f_{osc} = 3.579545MHz, Ta = -10 to 70°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Low level input voltage	V _{IL}		0	—	0.8	V
High level input voltage	V _{IH1}	Except for RESET, SS, OSC1	2.0	—	V _{DD}	V
	V _{IH2}	RESET, SS, OSC1	V _{DD} - 1	—	V _{DD}	V
Low level output voltage	V _{OL}	I _{OL} = 2.0mA	—	—	0.45	V
High level output voltage	V _{OH}	I _{OH} = -1.0mA	2.4	—	—	V
Input current	I _{ILP1}	V _{ILP1} = V _{SS} , Input terminal with pull-up	-250	-100	-30	μA
	I _{ILL}	V _{ILL} = V _{SS} , Latch input terminal	-3	0	3	
	I _{ILP2}	V _{ILP2} = V _{SS} , SS	RUN	-125	-50	
STOP			-3	0	3	
Input leakage current	I _{LI1}	V _{LI1} = V _{DD} , Except for SS	-3	0	3	μA
	I _{LI2}	SS terminal open	-3	0	3	
Output leakage current (at High-impedance)	I _{LOP}	V _{LOP} = V _{SS} , I/O port with pull-up	-250	-100	-30	μA
	I _{LOL}	V _{LOL} = V _{SS} , I/O port with latch	-3	0	3	
	I _{LOH}	V _{LOH} = V _{DD} , Output terminal	-3	0	3	
Standby supply current	I _{DDs}	t _{cy} = 1μs, Stand-by or stop mode	—	—	20	μA
Operating supply current	I _{DDO}	t _{cy} = 1μs, RUN mode	—	6	20	mA
Data retention voltage	V _{DDR}	STOP mode: Without sudden fluctuation of voltage	3.0	—	—	V

●AC Characteristics

(V_{DD} = 5V ± 10%, V_{SS} = 0V, f_{osc} = 3.579545MHz, Ta = -10 to 70°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Cycle time	t _{cy}		—	1.117	—	μs
ALE pulse width	t _{LL}		200	—	—	ns
Address set up time	t _{AL}		100	—	—	ns
Address hold time	t _{LA}		50	—	—	ns
PSEN pulse width	tcc1		300	—	—	ns
RD pulse width	tcc2		300	—	—	ns
WR pulse width	tcc3		300	—	—	ns
Data-in delay time	t _{RD}		—	—	150	ns
Read data hold time	t _{DR}		0	—	100	ns

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Write data set up time	t_{DW}		250	—	—	ns
Write data hold time	t_{WD}		5	—	—	ns
WR delay time	t_{AW}		200	—	—	ns
Data-in delay time	t_{AD}		—	—	450	ns

Note 1 : The load capacitance of the control pins (ALE, PSEN, RD and WR) is 80pF.

Note 2 : The load capacitance of port P0 is 150pF.

Note 3 : AC data measuring conditions

Input : $V_{IH} = 2.4V, V_{IL} = 0.6V$




Timing check voltage : Input : $V_{IH} = 2.2V, V_{IL} = 0.8V$

Output : $V_{OH} = 2.2V, V_{OL} = 0.8V$

Output load capacitance : Control pins : 80pF

Data pins : 150pF


●Timing Chart



■ PACKAGE DIMENSIONS

F60-2

60-pin QFP



unit : inch
(mm)