

HORIZONTAL COMBINATION

The TBA920 is a monolithic integrated circuit intended for television receivers with transistor, thyristor, or tube-equipped output stages.

It combines the following functions:

- noise gated sync separator
- line oscillator
- phase comparison between sync pulse and oscillator
- loop gain and time constant switching (also for video recorder applications)
- phase comparison between line-flyback pulse and oscillator
- output stage for drive a variety of line output stages

QUICK REFERENCE DATA

Supply voltage	V ₁₋₁₆	nom.	12 V
Ambient temperature	T _{amb}		25 °C
Input signals			
Video input voltage (positive-going sync) top sync to white value	V _{8-16(p-p)}	typ.	3 V 1 to 7 V
Noise gate input current (peak value)	I _{9M}	>	30 μA
Input resistance of noise gate	R ₉₋₁₆	typ.	200 Ω
Flyback signal input voltage (peak value)	V _{5-16M}	typ.	±1 V
Flyback signal input current (peak value)	I _{5M}	typ.	1 mA
Output signals			
Line driver output voltage (peak-to-peak value)	V _{2-16(p-p)}	typ.	10 V
Line driver output current (average value)	I _{2(AV)}	max.	20 mA
Line driver output current (peak value)	I _{2M}	max.	200 mA
Composite sync output voltage (peak value)	V _{7-16M}	typ.	10 V

PACKAGE OUTLINE

16-lead dual in-line; plastic (SOT38).




Fig. 1 Block diagram and application information.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (Vp)	V ₁₋₁₆	max.	13,2 V
Phase shift voltage	V ₃₋₁₆		0 to 13,2 V
Video input voltage	-V ₈₋₁₆	max.	12 V
Coincidence detector voltage	V ₁₀₋₁₆		-0,5 to +5 V
Line driver output current (average value)	I _{2(AV)}	max.	20 mA
(peak value)	I _{2M}	max.	200 mA
Horizontal pulse current (peak value)	I _{5M}	max.	10 mA
Composite sync current (peak value)	I _{7M}	max.	10 mA
Pos. sync pulse current (peak value)	I _{8M}	max.	10 mA
Noise gate current (peak value)	I _{9M}	max.	10 mA
Total power dissipation	P _{tot}	max.	600 mW*
Storage temperature	T _{stg}		-55 to +125 °C
Operating ambient temperature	T _{amb}		0 to + 70 °C

CHARACTERISTICSAt V₁₋₁₆ = 12 V; T_{amb} = 25 °C. Measured in circuit of Fig. 1 (CCIR standard).

Current consumption at I ₂ = 0	I ₁	typ.	36 mA
---	----------------	------	-------

Required input signals*Video signal*

Input voltage (positive going sync) peak-to-peak value	V _{i(p-p)}	typ.	3 V 1 to 7 V
Input current during sync pulse (peak value)	I _{8M}	typ.	100 μA
<i>Noise gating (pin 9)</i>			
Input voltage (peak value)	V _{9-16M}	>	0,7 V
Input current (peak value)	I _{9M}	> <	30 μA 10 mA
Input resistance	R ₉₋₁₆	typ.	200 Ω
<i>Flyback pulse (pin 5)</i>			
Input voltage (peak value)	V _{5-16M}	typ.	±1 V
Input current (peak value)	I _{5M}	> typ.	50 μA 1 mA
Input resistance	R ₅₋₁₆	typ.	400 Ω
Pulse duration at 15 625 Hz	t ₅	>	10 μs

* 800 mW permissible while tubes are heating up.

CHARACTERISTICS (continued)**Delivered output signals***Composite sync pulses* (positive; pin 7)

Output voltage (peak-to-peak value)	V _{7-16(p-p)}	typ.	10 V
Output resistance			
at leading edge of pulse (emitter follower)	R ₇₋₁₆	≈	50 Ω
at trailing edge	R ₇₋₁₆	typ.	2,2 kΩ
Additional external load resistance	R _{7-16(ext)}	>	2 kΩ
<i>Driver pulse</i> (pin 2)			
Output voltage (peak-to-peak value)	V _{2-16(p-p)}	typ.	10 V
Average output current	I _{2(AV)}	<	20 mA
Peak output current	I _{2M}	<	200 mA
Output resistance (low ohmic)	R ₂₋₁₆	typ.	2,5 or 15 Ω *
Output pulse duration when synchronized	t ₂		12 to 32 μs **
Permissible delay between leading edge of output pulse and flyback pulse at t ₅ = 12 μs	t _{0 tot}		0 to 15 μs
Supply voltage at which output pulses are obtained	V ₁₋₁₆	>	4 V

* Depends on switch position and polarity output current. R₂₋₁₆ = 2,5 Ω is valid for V₂₋₁₆ = +10,5 V and a load between pins 2 and 16 (e.g. an external resistor).

** The output pulse duration is adjusted by shifting the leading edge (V₃₋₁₆ from 6 V to 8 V). The pulse duration is a result of delay in the line output device and the action of the second control loop in the TBA920S.

For a line output stage with a BU108 high-voltage transistor the resulting duration is about 22 μs, and in such a way that the line output transistor is switched on again about 8 μs after the middle of the line-flyback pulse. This pulse duration must be taken into account when designing the driver stage and driver transformer as this way of driving the line output device differs from the usual, i.e. a driver duty cycle of about 50%.

Oscillator

Frequency; free running ($R_{15-16} = 3,3 \text{ k}\Omega$)	f_o		15 625 Hz *
Spread of frequency at $R_{15-16} = 3,3 \text{ k}\Omega$; $C_{14-16} = 10 \text{ nF}$	$\frac{\Delta f_o}{f_o}$	<	1,5 % **
Frequency change when decreasing the supply down to minimum 4 V	$\left \frac{\Delta f_o}{f_o} \right $	<	10 %
Frequency control sensitivity	$\frac{\Delta f_o}{\Delta I_{15}}$	typ.	16,5 Hz/ μA
Adjustment range of frequency (in Fig. 2)	$\frac{\Delta f_o}{f_o}$	typ.	$\pm 5 \%$
Influence of supply voltage on frequency at $V_p = 12 \text{ V}$	$\frac{\delta f_o}{f_o} / \frac{\delta V_p}{V_{Pnom}}$	<	5 %
<i>Control loop 1 (between sync pulse and oscillator)</i>			
Control voltage range	V_{12-16}		0,8 to 5,5 V
Control current (peak values)			
at $V_{10-16} > 4,5 \text{ V}$; $V_{6-16} > 1,5 \text{ V}$	I_{12M}	typ.	$\pm 2 \text{ mA}$
at $V_{10-16} < 2 \text{ V}$; $V_{6-16} > 1,5 \text{ V}$	I_{12M}	typ.	$\pm 6 \text{ mA}$
Loopgain of APC system			
a. Time coincidence between sync pulse and flyback pulse or $V_{10-16} > 4,5 \text{ V}$	$\frac{\Delta f}{\Delta t}$	typ.	1 kHz/ μs
b. No time coincidence or $V_{10-16} < 2 \text{ V}$	$\frac{\Delta f}{\Delta t}$	typ.	3 kHz/ μs
Catching and holding range	Δf	typ.	$\pm 1 \text{ kHz} \blacktriangle$




Fig. 2 Possibilities for oscillator frequency adjustment.

* The oscillator frequency can be changed for other TV standards by an appropriate value of C_{14-16} .

** Exclusive external components tolerances.

▲ Adjustable with R_{12-15} .

CHARACTERISTICS (continued)

Pull-in time for $\Delta f/f_0 = \pm 3\%$ ($\Delta f = 470$ Hz)	t	≈	20 ms (note 1)
Switch-over from large control sensitivity to small control sensitivity after catching	t	≈	20 ms (note 1)
<i>Control loop II</i> (between flyback pulse and oscillator)			
Permissible delay between leading edge of output pulse (pin 2) and leading edge of flyback pulse	t _{d tot}		0 to 15 μs
Static control error	$\frac{\Delta t}{\Delta t_d}$	<	0,5 % (note 2)
Output current during flyback pulse (peak value)	I _{4M}	typ.	±0,7 mA
<i>Overall phase relation</i>			
Phase relation between leading edge of sync pulse and middle of flyback pulse	t	typ.	4,9 μs (note 3)
Tolerance of phase relation	Δt	<	0,4 μs (note 4)
Voltage for T ₂ = 12 to 32 μs	V ₃₋₁₆		6 to 8 V
Adjustment sensitivity	$\frac{\Delta T_2}{\Delta V_{3-16}}$	typ.	10 μs/V
Input current	I ₃	<	2 μA
<i>External switch-over of parameters</i> (loop filter and loop gain) of control loop I (e.g. for video recorder application) see note 5.			
Required switch-over voltage			
at R ₁₁₋₁₆ = 150 Ω	V ₁₀₋₁₆	>	4,5 V
at R ₁₁₋₁₆ = 2 kΩ	V ₁₀₋₁₆	<	2 V
Required switch-over current			
at R ₁₁₋₁₆ = 150 Ω; V ₁₀₋₁₆ = 4,5 V	I ₁₀	typ.	80 μA (note 5)
at R ₁₁₋₁₆ = 2 kΩ; V ₁₀₋₁₆ = 2 V	I ₁₀	typ.	120 μA

1. See Fig. 1.
2. The control error is the remaining error in reference to the nominal phase position between leading edge of the sync pulse and the middle of the flyback pulse caused by a variation in delay of the line output stage.
3. This phase relation assumes a luminance delay line with a delay of 500 ns between the input of the sync separator and the drive to the picture tube. If the sync separator is inserted after the luminance delay line or if there is no delay line at all (black-and-white sets), then the phase relation is achieved at C₅₋₁₆ = 560 pF.
4. The adjustment of the overall phase relation and consequently the leading edge of the output pulse at pin 2 occurs automatically by the control loop II or by applying a d.c. voltage to pin 3.
5. With sync pulses at pin 7 and 8; without RC network at pin 10.