


DESCRIPTION

The 8288 Divide by Twelve Counter is a four-bit subsystem consisting of divide by two and divide by six counters in a 14 pin package. For Divide-by-Twelve operation, output A is connected externally to the clock 2 input.

The 8288 has strobed paralleled data entry capability so that the counter may be preset to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at a "0" level. For additional flexibility, the 8288 is provided with a common reset. A "0" on the reset line produces "0" at all four outputs.

The counting operation is performed on the falling (negative going) edge of the input clock pulse, however, there is no restriction on transition time since the individual binaries are level sensitive. The data strobe and reset functions are asynchronous with respect to the clock.


LOGIC DIAGRAM



SWITCHING CHARACTERISTICS T_A=25°C, V_{CC}=5V

| PARAMETER | TEST CONDITIONS | LIMITS | | | UNIT |
|---|---|--------|-----|-----|------|
| | | MIN | TYP | MAX | |
| t _{on} Turn-on delay time Clock mode Data/strobe | Bit A,B,C,D | | 15 | 25 | ns |
| | | | 20 | 35 | |
| t _{off} Turn-off time Clock mode Data/strobe | Bit A,B,C,D | | 15 | 25 | ns |
| | | | 25 | 40 | |
| Toggle rate | | 20 | 25 | | MHz |
| t _{hold} Hold time Strobe Reset | V _{IN} = 0.8V:Reset=2V: Clock 1 = 2V: Clock 2 = Output A Data strobe = 2V: V _{IN} = 0.8V: Clock 1 = 2V: Clock 2 = Output A | | 25 | 35 | ns |
| | | | 20 | 35 | |
| t _{release} Release time Strobe Reset | | | 30 | 40 | ns |
| | | | 50 | 75 | |


PIN CONFIGURATION



TRUTH TABLE


| Count | OUTPUT | | | |
|-------|--------|---|---|---|
| | D | C | B | A |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 |
| 9 | 1 | 0 | 0 | 1 |
| 10 | 1 | 0 | 1 | 0 |
| 11 | 1 | 0 | 1 | 1 |

AC WAVEFORMS



LOGIC


AC TEST FIGURES AND WAVEFORMS



NOTES:

- All resistor values are in ohms.
- All capacitance values are in picofarads and include jig and probe capacitance.



AC TEST FIGURES AND WAVEFORMS (CONT'D)



91901

SPEED/PACKAGE AVAILABILITY PIN CONFIGURATION

8290, 8291 A,F,W
 82S90, 82S91 A,F



PIN DESIGNATIONS

- | | |
|----------------|---|
| CP1 | Clock input to counter first stage (active low going edge) |
| CP2 | Clock input to counter last three stages (active low going edge) |
| DS | Data Strobe Input for enabling data entry (active low) |
| RS | Reset Input for resetting all stages and outputs to zero (active low) |
| DA, DB, DC, DD | Data Inputs |
| AO, BO, CO, DO | Data Outputs |

DESCRIPTION

The 8290 Decade Counter and 8291 Binary Counter are high speed devices providing a wide variety of counter/storage register applications with a minimum number of packages.

The 8290 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.

The 8291 Binary Counter may be connected as a divide-by-two, four, eight, or sixteen counter.

Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, both units are provided with a reset input which is common to all four bits. A "0" on the reset lines produces "0" at all four outputs.

The counting operation is performed on the falling (negative going) edge of the input clock pulse.

Triggering requirements are compatible with any of the 8000 Series elements.

FUNCTIONAL DESCRIPTION

1. 82S90 Decade Counter

The 82S90 can be used in three basic modes as follows:

- a. BCD Counter. The CP2 input must be connected to the AO output and CP1 receives the count input. The count sequence obtained is BCD in accordance with the truth table.
- b. Bi-Quinary Counter. If a symmetrical output is required for divide by 10 operation, the DO output must be connected to the CP1 input and the count input applied to CP2. A symmetrical square wave is then obtained at AO of one-tenth the input frequency present at CP2 in accordance with the truth table.
- c. Separate Divide by Two and Five Counters. Because the inherent structure of the counter is that of two separate

divide by two and divide by five sections, no other connections are required for this mode of operation. An input presented to CP1 will appear at AO output at half the input frequency. An input presented to CP2 will appear at outputs BO, CO and DO as a binary divide by five count (i.e., from 0 = 000 to 4 = 100). Operation of the DS and RS inputs remain common to all four flip flops as with any other count mode.

2. 82S91 Binary Counter

The 82S90 can be used in two basic count modes as follows:

- a. Binary Counter—For this mode of operation AO output must be connected to CP2 input and the count input connected to CP1. Subdivisions of the count input frequency then appear at AO = -2, BO = -4, CO = -8, DO = -16 as shown in the truth table.
- b. Separate Divide by Two and Divide by Eight Counters—In similar manner to the 82S90 the 82S91 inherent structure allows separate use of the first and last three stages. In the first stage the input count frequency presented to CP2 appears at outputs BO = -2, CO = -4 and DO = -8 simultaneously. Operation of the DS and RS inputs remains common to all stages.


3. Operation of the DS Data Strobe and RS Reset Inputs:

- a. Data Strobe DS Input When DS = 0 the four stages of the 82S90/91 can be used as four separate latches with the outputs AO - DO following the data presented to the inputs DA - DD regardless of clock inputs.

With DS = 1 the four stages remain unchanged until the next clock inputs, which activate counting in accordance with the various modes described previously. The Reset RS inputs when low overrides DS as described below.

- b. Reset RS Input With RS = 0 the clock inputs CP1/CP2 and DS input are overridden, all stages of the 82S90/91 are cleared and zeros appear at the counter outputs AO - DO. When RS = 1, operation is controlled by DS or DP1/CP2 clock inputs as described.


LOGIC DIAGRAM



TRUTH TABLE

| 8290 | | | | | 8291 | | | | | | | |
|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| BI-QUINARY(5-2) | | | | | DECADE (BCD) | | | | BINARY | | | |
| INPUT | B ₀ | C ₀ | D ₀ | D ₀ | A ₀ | B ₀ | C ₀ | D ₀ | A ₀ | B ₀ | C ₀ | D ₀ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 2 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 3 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 4 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 5 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 6 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| 8 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 9 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 10 | | | | | | | | | 0 | 1 | 0 | 1 |
| 11 | | | | | | | | | 1 | 1 | 0 | 1 |
| 12 | | | | | | | | | 0 | 0 | 1 | 1 |
| 13 | | | | | | | | | 1 | 0 | 1 | 1 |
| 14 | | | | | | | | | 0 | 1 | 1 | 1 |
| 15 | | | | | | | | | 1 | 1 | 1 | 1 |

INPUT AND OUTPUT STRUCTURES





SWITCHING CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V}$

| PARAMETER | TEST CONDITION | 8290/8291 | | | 82S90/82S91 | | | UNIT |
|---|----------------------------|-----------|-----|-----|-------------|-----|-----|------|
| | | MIN | TYP | MAX | MIN | TYP | MAX | |
| Propagation delay time t_{on} Turn-on time Clock mode | Bit A | 12 | 25 | | 9 | 12 | | ns |
| | Bits B,C,D | 15 | 30 | | 10 | 13 | | |
| | Strobed data All Bits | 31 | 42 | | 15 | 22 | | |
| t_{off} Turn-off time Clock mode | Bit A | 12 | 23 | | 5 | 8 | | ns |
| | Bits B,C,D | 15 | 25 | | 6 | 10 | | |
| | Strobed data All Bits | 33 | 42 | | 13 | 20 | | |
| t_w Input pulse width Strobe Reset | | | | | | | | ns |
| | Clock 2 = A _{out} | 15 | 25 | | 5 | 10 | | |
| | | 25 | 40 | | 7 | 15 | | |
| $t_{release}$ Release time Strobe/reset | | | | | | | | ns |
| | Clock 2 = A _{out} | 20 | 30 | | 10 | 15 | | |
| Toggle rate | | 40 | 60 | | | | | MHZ |
| Switching test Clock mode ¹ | | | | 75 | | | | ns |

NOTES:


1. This test guarantees the device will reliably trigger on a pulse with 75ns fall-time



10101



AC TEST FIGURES AND WAVEFORMS

CLOCK MODE t_{on}/t_{off} DELAY



8290,8291


8290,82S91



Input pulse:
Amplitude = 2.6V
PW = 30ns, 50% to 50%
 $t_r = t_f = 5ns$
PRR = 1MHz


Note
 t_{on} and t_{off} are measured from the clock input of each binary to the O output of that binary.

TOGGLE RATE





8290,8291

82S90,82S91




8290/82S91




Input pulse:
Amplitude = 2.6V
 $t_r = t_f = 5ns$ max.
PRR = 40 MHz, 50% duty cycle.


CLOCK MODE SWITCHING TEST



8290,8291




8290



8291


Input pulse:
Amplitude = 3.4V
PW = 100ns, 50% to 50%
PRR = 2.5MHz
 $t_r = 20ns, t_f = 75ns$

STROBED DATA t_{on}/t_{off} DELAY



8290,8291

82S90,82S91





Strobe:
PA = 2.6V
PW = 300ns, 50% to 50%
PRR = 1MHz
 $t_r = t_f = 5ns$


Data:
PA = 2.6V
PW = 500ns, 50% to 50%
PRR = 500kHz
 $t_r = t_f = 5ns$

AC TEST FIGURE AND WAVEFORMS (CONT'D.)

MINIMUM STROBE PULSE WIDTH





Input pulse:
Amplitude = 2.6V
 $t_r = t_f = 5\text{ns}$



INPUT PULSE: Amplitude = 2.6V $t_r = t_f = 5\text{ns}$.
Note: Outputs must be previously brought high by placing a "0" on the D strobe input. A pulse generator may be substituted for the switch.

STROBE/RESET RELEASE TIME



CLOCK STROBE/RESET
AMPLITUDE = 2.6V
PRR = 1MHz, 50% DUTY CYCLE
 $t_r, t_f = 5\text{ns MAX}$

NOTES

1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance.
3. All diodes are 1N916.
4. $R_1 = 20k$, $R_2 = 1461\Omega$ $C_1 = 30\text{pF}$

LOGIC