

MSM514101B/BL

4,194,304-Word × 1-Bit DYNAMIC RAM : NIBBLE MODE TYPE

DESCRIPTION

The MSM514101B/BL is a new generation dynamic RAM organized as 4,194,304-word × 1-bit. The technology used to fabricate the MSM514101B/BL is OKI's CMOS silicon gate process technology. The device operates at a single 5V power supply. Its I/O pins are TTL compatible.


FEATURES

- Silicon gate, quadruple polysilicon CMOS, 1 transistor memory cell
- 4,194,304-word × 1-bit organization
- Single 5V power supply, ±10% tolerance
- Input : TTL compatible
- Output : TTL compatible, tristate
- Refresh : 1024 cycles/16ms, 128ms (L-version)
- Common I/O capability using Early Write operation
- Nibble mode, read modify write capability
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh, $\overline{\text{RAS}}$ -only refresh capability
- Multibit test mode capability
- Package :
 - 26-Pin 300mil Plastic SOJ (SOJ26-P-300)
 - 26-Pin 300mil Plastic TSOP (TSOP26-P-300-K) (TSOP26-P-300-L)
 - 20-Pin 400mil Plastic ZIP (ZIP20-P-400)




PRODUCT FAMILY

Family	Access Time (Max.)			Cycle Time (Min.)	Power Dissipation	
	t _{RAC}	t _{AA}	t _{CAC}		Operating (Max.)	Standby (Max.)
MSM514101B/BL-60	60ns	30ns	15ns	110ns	550mW	5.5mW/ 1.1mW (L-version)
MSM514101B/BL-70	70ns	35ns	20ns	130ns	495mW	
MSM514101B/BL-80	80ns	40ns	20ns	150ns	440mW	
MSM514101B/BL-10	100ns	50ns	25ns	180ns	385mW	

PIN CONFIGURATION (TOP VIEW)




SJ=300mil



Pin Name	Function
A ₀ - A ₁₀	Address Input
RAS	Row Address Strobe
CAS	Column Address Strobe
D _{IN}	Data Input
D _{OUT}	Data Output
WE	Write Enable
V _{CC}	Power Supply (5V)
V _{SS}	Ground (0V)
NC	No Connection

FUNCTIONAL BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS**Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to 7.0	V
Short Circuit Output Current	I _{OS}	50	mA
Power Dissipation	P _D *	1	W
Operating Temperature	T _{opr}	0 to 70	°C
Storage Temperature	T _{stg}	-55 to 150	°C

*: Ta = 25°C

Recommended Operating Conditions

(Ta = 0 to 70°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	—	6.5	V
Input Low Voltage	V _{IL}	-1.0	—	0.8	V

Capacitance(V_{CC} = 5V ± 10%, Ta = 25°C, f = 1MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance (A0 - A10, D _{IN})	C _{IN1}	—	6	pF
Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$)	C _{IN2}	—	7	pF
Output Capacitance (D _{OUT})	C _{I/O}	—	7	pF

DC Characteristics

 $(V_{CC} = 5V \pm 10\%, T_a = 0 \text{ to } 70^\circ\text{C})$

Parameter	Symbol	Condition	MSM514101 B/BL-60		MSM514101 B/BL-70		MSM514101 B/BL-80		MSM514101 B/BL-10		Unit	Note
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Output High Voltage	V_{OH}	$I_{OH} = -5.0 \text{ mA}$	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	
Output Low Voltage	V_{OL}	$I_{OL} = 4.2 \text{ mA}$	0	0.4	0	0.4	0	0.4	0	0.4	V	
Input Leakage Current	I_{LI}	$0V \leq V_1 \leq 6.5V$; All other pins not under test = 0V	-10	10	-10	10	-10	10	-10	10	μA	
Output Leakage Current	I_{LO}	\overline{DOUT} Disable $0V \leq V_0 \leq 5.5V$	-10	10	-10	10	-10	10	-10	10	μA	
Average Power Supply Current (Operating)	I_{CC1}	\overline{RAS} , \overline{CAS} Cycling, $t_{RC} = \text{Min.}$	—	100	—	90	—	80	—	70	mA	1, 2
Power Supply Current (Standby)	I_{CC2}	\overline{RAS} , $\overline{CAS} = V_{IH}$	—	2	—	2	—	2	—	2	mA	1
		\overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2V$	—	1	—	1	—	1	—	1	μA	1, 4
			—	200	—	200	—	200	—	200	μA	
Average Power Supply Current (RAS-only Refresh)	I_{CC3}	\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$ $t_{RC} = \text{Min.}$	—	100	—	90	—	80	—	70	mA	1, 2
Power Supply Current (Standby)	I_{CC5}	$\overline{RAS} = V_{IH}$ $\overline{CAS} = V_{IL}$ $\overline{DOUT} = \text{Enable}$	—	5	—	5	—	5	—	5	mA	1
Average Power Supply Current (CAS Before RAS Refresh)	I_{CC6}	\overline{RAS} Cycling, \overline{CAS} Before RAS	—	100	—	90	—	80	—	70	mA	1, 2
Average Power Supply Current (Nibble Mode)	I_{CC8}	$\overline{RAS} = V_{IL}$ \overline{CAS} Cycling, $t_{nC} = \text{Min.}$	—	90	—	80	—	70	—	60	mA	1
Average Power Supply Current (Battery Backup)	I_{CC10}	$t_{RC} = 125\mu\text{s}$ \overline{CAS} Before RAS RAS cycling $t_{RAS} = 1\mu\text{s}$	—	300	—	300	—	300	—	300	μA	1, 2, 3, 4

- Notes:
- Specified values are obtained with the output open.
 - Address can be changed once or less while $\overline{RAS} = V_{IL}$.
 - $V_{CC} - 0.2V \leq V_{IH} \leq 6.5V$, $-1.0V \leq V_{IL} \leq 0.2V$.
 - L-version.

AC Characteristics (1/2)

(V_{CC} = 5V ± 10%, Ta = 0 to 70°C) Note 1, 2, 3, 11, 12

Parameter	Symbol	MSM514101 B/BL-60		MSM514101 B/BL-70		MSM514101 B/BL-80		MSM514101 B/BL-10		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Random Read or Write Cycle Time	t _{RC}	110	—	130	—	150	—	180	—	ns	
Read Modify Write Cycle Time	t _{RMW}	130	—	155	—	175	—	210	—	ns	
Nibble Mode Cycle Time	t _{NC}	35	—	40	—	40	—	45	—	ns	
Nibble Mode Read Modify Write Cycle Time	t _{NRMW}	65	—	65	—	65	—	75	—	ns	
Access Time from $\overline{\text{RAS}}$	t _{RAC}	—	60	—	70	—	80	—	100	ns	4, 5, 6
Access Time from $\overline{\text{CAS}}$	t _{CAC}	—	15	—	20	—	20	—	25	ns	4, 5
Access Time from Column Address	t _{AA}	—	30	—	35	—	40	—	50	ns	4, 6
Nibble Mode Access Time from $\overline{\text{CAS}}$	t _{NCAC}	—	15	—	20	—	20	—	25	ns	4
Output Low Impedance Time from $\overline{\text{CAS}}$	t _{CLZ}	0	—	0	—	0	—	0	—	ns	
Output Buffer Turn-off Delay	t _{OFF}	0	15	0	20	0	20	0	25	ns	7
Transition Time	t _T	3	50	3	50	3	50	3	50	ns	3
Refresh Period	t _{REF}	—	16	—	16	—	16	—	16	ms	
Refresh Period (L-version)	t _{REF}	—	128	—	128	—	128	—	128	ms	
$\overline{\text{RAS}}$ Precharge Time	t _{RP}	40	—	50	—	60	—	70	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RAS}	60	10,000	70	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ Hold Time	t _{RSH}	15	—	20	—	20	—	25	—	ns	
Nibble Mode $\overline{\text{RAS}}$ Hold Time	t _{NRSH}	15	—	20	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	10	—	10	—	10	—	ns	
Nibble Mode $\overline{\text{CAS}}$ Precharge Time	t _{NCP}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Pulse Width	t _{CAS}	15	10,000	20	10,000	20	10,000	25	10,000	ns	
Nibble Mode $\overline{\text{CAS}}$ Pulse Width	t _{NCAS}	15	100,000	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ Hold Time	t _{CSH}	60	—	70	—	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t _{CRP}	5	—	5	—	5	—	5	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t _{RCD}	20	45	20	50	20	60	25	75	ns	5
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{RAD}	15	30	15	35	15	40	20	50	ns	6
Row Address Set-up Time	t _{ASR}	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	10	—	10	—	10	—	15	—	ns	
Column Address Set-up Time	t _{ASC}	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	15	—	15	—	15	—	20	—	ns	
Column Address Hold Time from $\overline{\text{RAS}}$	t _{AR}	50	—	55	—	60	—	75	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t _{RAL}	30	—	35	—	40	—	50	—	ns	

AC Characteristics (2/2)


(V_{CC} = 5V ± 10%, T_a = 0 to 70°C) Note 1, 2, 3, 11, 12

Parameter	Symbol	MSM514101 B/BL-60		MSM514101 B/BL-70		MSM514101 B/BL-80		MSM514101 B/BL-10		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Read Command Set-up Time	t _{RCS}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time from $\overline{\text{RAS}}$	t _{RCH}	0	—	0	—	0	—	0	—	ns	8
Read Command Hold Time Reference to $\overline{\text{RAS}}$	t _{RRH}	0	—	0	—	0	—	0	—	ns	8
Write Command Set-up Time	t _{WCS}	0	—	0	—	0	—	0	—	ns	9
Write Command Hold Time	t _{WCH}	10	—	10	—	10	—	15	—	ns	
Write Command Hold Time from $\overline{\text{RAS}}$	t _{WCR}	45	—	50	—	60	—	75	—	ns	
Write Command Pulse Width	t _{WCP}	10	—	10	—	10	—	15	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{WRWL}	15	—	20	—	20	—	25	—	ns	
Nibble Mode Write Command to $\overline{\text{RAS}}$ Lead Time	t _{NRWL}	15	—	20	—	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	15	—	20	—	20	—	25	—	ns	
Nibble Mode Write Command to $\overline{\text{CAS}}$ Lead Time	t _{NCWL}	15	—	20	—	20	—	25	—	ns	
Data Set-up Time	t _{DS}	0	—	0	—	0	—	0	—	ns	10
Data Hold Time	t _{DH}	15	—	15	—	15	—	20	—	ns	10
Data Hold Time from $\overline{\text{RAS}}$	t _{DHR}	50	—	55	—	60	—	75	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	15	—	20	—	20	—	25	—	ns	9
Nibble Mode $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{NCWD}	15	—	20	—	20	—	25	—	ns	
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	30	—	35	—	40	—	50	—	ns	9
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{RWD}	60	—	70	—	80	—	100	—	ns	9
$\overline{\text{CAS}}$ Active Delay from $\overline{\text{RAS}}$ Precharge Time	t _{RPC}	5	—	5	—	5	—	5	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Set-up Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$)	t _{CSR}	5	—	5	—	5	—	5	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$)	t _{CHR}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Precharge Time (Refresh Counter Test)	t _{CPT}	30	—	35	—	40	—	50	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$)	t _{WRP}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{WE}}$ Hold Time from $\overline{\text{RAS}}$ ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$)	t _{WRH}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Set-up Time (Test Mode)	t _{WSR}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Hold Time (Test Mode)	t _{WHR}	10	—	10	—	10	—	10	—	ns	


- Notes:
1. An initial pause of 200 μ s is required after power-up followed by eight or more initialization cycles ($\overline{\text{RAS}}$ only refresh cycle or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle) before proper device operation is achieved.
In case of using internal refresh counter, eight or more $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ initialization cycles is required.
 2. The AC characteristics assume $t_T = 5\text{ns}$.
 3. V_{IH} (Min.) and V_{IL} (Max.) are reference levels of input signals for timing measurement. Transition times are measured between V_{IH} and V_{IL} .
 4. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
 5. Operation within the t_{RCD} (Max.) limit insures that t_{RAC} (Max.) can be met. t_{RCD} (Max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (Max.) limit, then access time is controlled exclusively by t_{CAC} .
 6. Operation within the t_{RAD} (Max.) limit insures that t_{RAC} (Max.) can be met. t_{RAD} (Max.) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (Max.) limit, then access time is controlled exclusively by t_{AA} .
 7. t_{OFF} (Max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 8. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 9. t_{WCS} , t_{CWD} , t_{RWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}$ (Min.) the cycle is an early write cycle and the data out will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \geq t_{CWD}$ (Min.), $t_{RWD} \geq t_{RWD}$ (Min.), $t_{AWD} \geq t_{AWD}$ (Min.), $t_{CPWD} \geq t_{CPWD}$ (Min.), the cycle is a read modify write cycle and data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 10. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a read modify write cycle.
 11. The test mode is initiated by performing a $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. This mode is latched and remain in effect until the exit cycle is generated. The test mode specified in this data sheet is 8-bit parallel test function. RA10, CA10 and CA0 are not used. In a read cycle, if all internal bits are equal, the data output pin will indicate a high level. If any internal bits are not equal, then data output pin will indicate a low level. The test mode is cleared and the memory device returned to its normal operational state by performing a $\overline{\text{RAS}}$ only refresh cycle or a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle.
 12. In a test mode read cycle, the value of access time parameters is delayed for 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

TIMING WAVEFORM


Read Cycle




Write Cycle (Early Write)




Read Modify Write Cycle




Nibble Mode Read Cycle




Nibble Mode Write Cycle (Early Write)




Nibble Mode Read Modify Write Cycle




RAS-only Refresh Cycle




CAS Before RAS Auto-refresh Cycle




Hidden Refresh Read Cycle




Hidden Refresh Write Cycle




CAS Before RAS Refresh Counter Test Cycle



Test Mode Initiate Cycle



Note: A0 - A10, D_{IN} = "H" or "L"  "H" or "L"