

262,144 WORD X 16 BIT EDO (HYPER PAGE) DYNAMIC RAM

Description

The TC514265DJS/DFTS is an EDO (hyper page) dynamic RAM organized as 262,144 words by 16 bits. The TC514265DJS/DFTS utilizes Toshiba's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514265DJS/DFTS to be packaged in a standard 40 pin plastic SOJ, and 44/40 pin plastic TSOP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of $5V \pm 10\%$ tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

Features

- 262,144 word by 16 bit organization
- Fast access time and cycle time
- Single power supply of $5V \pm 10\%$ with a built-in V_{BB} generator
- Low Power
 - 715mW MAX. Operating (TC514265DJS/DFTS-50)
 - 605mW MAX. Operating (TC514265DJS/DFTS-60)
 - 523mW MAX. Operating (TC514265DJS/DFTS-70)
 - 5.5mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, \overline{CAS} before \overline{RAS} refresh, \overline{RAS} -only refresh, Hidden refresh and EDO (Hyper Page Mode) capability
- All inputs and outputs TTL compatible
- 512 refresh cycles/64ms
- Package TC514265DJ: SOJ40-P-400
TC514260DFT: TSOP44-P-400B
- For packaging details see Mechanical Dimensions section

Key Parameters

ITEM	TC514265DJS/DFTS		
	-50	-60	-70
t_{RAC} \overline{RAS} Access Time	50ns	60ns	70ns
t_{AA} Column Address Access Time	25ns	30ns	35ns
t_{CAC} \overline{CAS} Access Time	14ns	17ns	20ns
t_{RC} Cycle Time	84ns	104ns	124ns
t_{HPC} Hyper Page Mode Cycle Time	20ns	25ns	30ns

1. This technical data may be controlled under U.S. Export Administration Regulations and may be subject to the approval of the U.S. Department of Commerce prior to export. Any export or re-export, directly or indirectly, in contravention of the U.S. Export Administration Regulations is strictly prohibited.

2. LIFE SUPPORT POLICY

Toshiba products described in this document are not authorized for use as critical components in life support systems without the written consent of the appropriate officer of Toshiba America, Inc. Life support systems are either systems intended for surgical implant in the body or systems which sustain life.


A critical component in any component of a life support system whose failure to perform may cause a malfunction of the life support system, or may affect its safety or effectiveness.

3. The information in this document has been carefully checked and is believed to be reliable; however no responsibility can be assumed for inaccuracies that may not have been caught. All information in this data book is subject to change without prior notice. Furthermore, Toshiba cannot assume responsibility for the use of any license under the patent rights of Toshiba or any third parties.

Pin Name


A0 ~ A8	Address Inputs
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{UCAS}}$	Column Address Strobe/Upper Byte Control
$\overline{\text{LCAS}}$	Column Address Strobe/Lower Byte Control
$\overline{\text{WE}}$	Write Enable
$\overline{\text{OE}}$	Output Enable
I/O1 ~ I/O16	Data Input/Output
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

Pin Connection (Top View)



9097248 0028268 138

Block Diagram



A. DRAM Components 4M DRAM

Absolute Maximum Ratings

ITEM	SYMBOL	RATING	UNIT	NOTE
Input Voltage	V_{IN}	$-0.5 - V_{CC} + 0.5$	V	1
Output Voltage	V_{OUT}	$-0.5 - V_{CC} + 0.5$	V	1
Power Supply Voltage	V_{CC}	$-0.5 \sim 7.0$	V	1
Operating Temperature	T_{OPR}	0~70	°C	1
Storage Temperature	T_{STG}	-55~150	°C	1
Soldering Temperature (10s)	T_{SOLDER}	260	°C	1
Power Dissipation	P_D	900	mW	1
Short Circuit Output Current	I_{OUT}	50	mA	1

■ 9097248 0028269 074 ■

Recommended DC Operating Conditions ($T_a = 0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	NOTE
V_{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4	-	$V_{CC} + 0.5^*$	V	2
V_{IL}	Input Low Voltage	-0.5**	-	0.8	V	2

* $V_{CC} + 2.0\text{V}$ at pulse width $\leq 20\text{ns}$ (pulse width is measured at V_{CC})** -2.0V at pulse width $\leq 20\text{ns}$ (pulse width is measured at V_{SS})DC Electrical Characteristics ($V_{CC} = 5\text{V} \pm 10\%$, $T_a = 0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN	MAX	UNIT	NOTE	
I_{CC1}	OPERATING CURRENT Average Power Supply Operating Current (RAS, UCAS, LCAS, Address Cycling: $t_{RC}=t_{RC}$ MIN.)	TC514265DJS/DFTS-50	-	130	mA	3, 4 5
		TC514265DJS/DFTS-60	-	110		
		TC514265DJS/DFTS-70	-	95		
I_{CC2}	STANDBY CURRENT Power Supply Standby Current (RAS=UCAS=LCAS= V_{IH})	-	2	mA		
I_{CC3}	RAS ONLY REFRESH CURRENT Average Power Supply Current, RAS Only Mode (RAS Cycling, UCAS=LCAS= V_{IH} ; $t_{RC}=t_{RC}$ MIN.)	TC514265DJS/DFTS-50	-	130	mA	3, 5
		TC514265DJS/DFTS-60	-	110		
		TC514265DJS/DFTS-70	-	95		
I_{CC4}	HYPER PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode (RAS= V_{IL} , UCAS, LCAS, Address Cycling: $t_{HPC}=t_{HPC}$ MIN.)	TC514265DJS/DFTS-50	-	90	mA	3, 4 5
		TC514265DJS/DFTS-60	-	75		
		TC514265DJS/DFTS-70	-	65		
I_{CC5}	SELF REFRESH CURRENT Power Supply Standby Current (RAS=UCAS=LCAS= $V_{CC}-0.2\text{V}$)	-	200	μA		
I_{CC6}	CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, CAS Before RAS Mode (RAS, UCAS, LCAS, Cycling: $t_{RC}=t_{RC}$ MIN.)	TC514265DJS/DFTS-50	-	130	mA	3, 5
		TC514265DJS/DFTS-60	-	110		
		TC514265DJS/DFTS-70	-	95		
I_{CC7}	BATTERY BACK UP CURRENT Average Power Supply Current, Battery back up Mode (RAS Cycling, UCAS or LCAS=CAS Before RAS Cycling or 0.2V, OE, WE, A0~A8 = $V_{CC}-0.2\text{V}$ or 0.2V, I/O1~I/O16 = $V_{CC}-0.2\text{V}$, 0.2V or Hi-Z: $t_{RC}=125\mu\text{s}$, $t_{RAS}=t_{RAS}$ MIN. ~ 300ns)	-	300	μA		
I_{CC8}	STANDBY CURRENT Power Supply Standby Current (RAS=UCAS=LCAS= $V_{CC}-0.2\text{V}$)	-	200	μA		
$I_{I(L)}$	INPUT LEAKAGE CURRENT Input Leakage Current, any input ($0\text{V} < V_{IN} < V_{CC}$, All Other Pins Not Under Test=0V)	-10	10	μA		
$I_{O(L)}$	OUTPUT LEAKAGE CURRENT (D_{OUT} is disabled, $0\text{V} < V_{OUT} < V_{CC}$)	-10	10	μA		
V_{OH}	OUTPUT LEVEL Output "H" Level Voltage ($I_{OUT}=-5\text{mA}$)	2.4	-	V		
V_{OL}	OUTPUT LEVEL Output "L" Level Voltage ($I_{OUT}=4.2\text{mA}$)	-	0.4	V		

9097248 0028270 896

Electrical Characteristics and Recommended AC Operating Conditions ($V_{CC} = 5V \pm 10\%$, $T_a = 0 \sim 70^\circ C$) (Notes 6,7,8)
 Test Conditions -50 product: $VOH/VOL = 2.0V/0.8V$, Load Capacitance (C_L) = 50pF
 -60/-70 products: $VOH/VOL = 2.4V/0.4V$, Load Capacitance (C_L) = 100pF

SYMBOL	PARAMETER	TC514265DJS/DFTS						UNIT	NOTES
		-50		-60		-70			
		MIN	MAX	MIN	MAX	MIN	MAX		
t_{RC}	Random Read or Write Cycle Time	84	-	104	-	124	-	ns	
t_{RMW}	Read-Modify-Write Cycle	113	-	137	-	160	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	50	-	60	-	70	ns	10,15,16
t_{CAC}	Access Time from \overline{CAS}	-	14	-	17	-	20	ns	10,15
t_{AA}	Access Time from Column Address	-	25	-	30	-	35	ns	10,16
t_{CPA}	Access Time from \overline{CAS} Precharge	-	28	-	35	-	40	-	10
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	-	0	-	0	-	ns	
t_{OFF}	Output Buffer Turn-off Delay	0	13	0	15	0	15	ns	11
t_T	Transition Time (Rise and Fall)	1	50	1	50	1	50	ns	
t_{RP}	\overline{RAS} Precharge Time	30	-	40	-	50	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	50	10,000	60	10,000	70	10,000	ns	
t_{RASP}	\overline{RAS} Pulse Width (Hyper Page Mode)	50	100,000	60	100,000	70	100,000	ns	
t_{RSH}	\overline{RAS} Hold Time	8	-	10	-	12	-	ns	
t_{RHCP}	\overline{RAS} Hold Time from \overline{CAS} Precharge (Hyper Page Mode)	28	-	35	-	40	-	ns	
t_{CSH}	\overline{CAS} Hold Time	35	-	40	-	50	-	ns	
t_{CAS}	\overline{CAS} Pulse Width	8	10,000	10	10,000	10	10,000	ns	
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	12	36	14	43	14	50	ns	15
t_{RAD}	\overline{RAS} to Column Address Delay Time	10	25	12	30	12	35	ns	16
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	-	5	-	5	-	ns	
t_{CP}	\overline{CAS} Precharge Time	8	-	10	-	10	-	ns	
t_{ASR}	Row Address Set-Up Time	0	-	0	-	0	-	ns	
t_{RAH}	Row Address Hold Time	8	-	10	-	10	-	ns	
t_{ASC}	Column Address Set-Up Time	0	-	0	-	0	-	ns	
t_{CAH}	Column Address Hold Time	8	-	10	-	12	-	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	25	-	30	-	35	-	ns	
t_{RCS}	Read Command Set-Up Time	0	-	0	-	0	-	ns	
t_{RCH}	Read Command Hold Time	0	-	0	-	0	-	ns	11
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	-	0	-	0	-	ns	11
t_{WCH}	Write Command Hold Time	8	-	10	-	12	-	ns	

A. DRAM Components 4M DRAM

■ 9097248 0028271 722 ■

Electrical Characteristics and Recommended AC Operating Conditions (Cont)

SYMBOL	PARAMETER	TC514265DJS/DFTS						UNIT	NOTES
		-50		-60		-70			
		MIN	MAX	MIN	MAX	MIN	MAX		
t _{WP}	Write Command Pulse Width	8	-	10	-	12	-	ns	
t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	10	-	12	-	15	-	ns	
t _{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	8	-	10	-	12	-	ns	
t _{DS}	Data Set-Up Time	0	-	0	-	0	-	ns	13
t _{DH}	Data Hold Time referenced to $\overline{\text{RAS}}$	8	-	10	-	12	-	ns	13
t _{REF}	Refresh Period	-	64	-	64	-	64	ms	
t _{WCS}	Write Command Set-Up Time	0	-	0	-	0	-	ns	14
t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	31	-	36	-	39	-	ns	14
t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	67	-	79	-	89	-	ns	14
t _{AWD}	Column Address to $\overline{\text{WE}}$ Delay Time	42	-	49	-	54	-	ns	14
t _{CPWD}	$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	45	-	54	-	59	-	ns	14
t _{CSR}	$\overline{\text{CAS}}$ Set-Up Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle)	5	-	5	-	5	-	ns	
t _{CHR}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle)	8	-	10	-	12	-	ns	
t _{RPC}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	5	-	5	-	5	-	ns	
t _{CPT}	$\overline{\text{CAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Counter Test Cycle)	20	-	20	-	30	-	ns	
t _{ROH}	$\overline{\text{RAS}}$ Hold Time referenced to $\overline{\text{OE}}$	8	-	10	-	10	-	ns	
t _{OEa}	$\overline{\text{OE}}$ Access Time	-	13	-	15	-	20	ns	10
t _{OE_D}	$\overline{\text{OE}}$ to Data Delay	13	-	15	-	15	-	ns	
t _{OLZ}	$\overline{\text{OE}}$ to Output in Low-Z	0	-	0	-	0	-	ns	
t _{OEZ}	Output buffer turn off Delay Time from $\overline{\text{OE}}$	0	13	0	15	0	15	ns	11
t _{OE_H}	$\overline{\text{OE}}$ Command Hold Time	8	-	10	-	12	-	ns	
t _{ODS}	Output Disable Set-Up Time	0	-	0	-	0	-	ns	
t _{RASS}	$\overline{\text{RAS}}$ Pulse Width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	100	-	100	-	100	-	ns	
t _{RPS}	$\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	84	-	104	-	124	-	ns	
t _{CHS}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	-50	-	-50	-	-50	-	ns	
t _{RNCD}	$\overline{\text{RAS}}$ to next $\overline{\text{CAS}}$ Delay Time (Hyper Page Mode)	50	-	60	-	70	-	ns	
t _{HPC}	Hyper Page Mode Cycle Time	20	-	25	-	30	-	ns	
t _{HPRWC}	Hyper Page Mode Read-Modify Write-Cycle Time	57	-	68	-	75	-	ns	
t _{COH}	Output Data Hold Time	5	-	5	-	5	-	ns	
t _{REZ}	Output Buffer Turn-off Delay from $\overline{\text{RAS}}$	0	13	0	15	0	15	ns	11, 17
t _{WEZ}	Output Buffer Turn-off Delay from $\overline{\text{WE}}$	0	13	0	15	0	15	ns	11
t _{WED}	$\overline{\text{WE}}$ to Data Delay	13	-	15	-	15	-	ns	
t _{OE}	$\overline{\text{OE}}$ Pulse Width	13	-	15	-	20	-	ns	
t _{OE_P}	$\overline{\text{OE}}$ Precharge Time	8	-	10	-	10	-	ns	
t _{CPO}	$\overline{\text{CAS}}$ to $\overline{\text{OE}}$ Precharge Time	5	-	5	-	5	-	ns	

Capacitance ($V_{CC} = 5V \pm 10\%$, $f = 1\text{MHz}$, $T_a = 0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN	MAX	UNIT
C _{I1}	Input Capacitance (A0-A8)	-	5	pF
C _{I2}	Input Capacitance ($\overline{\text{RAS}}$, UCAS, LCAS, $\overline{\text{WE}}$, $\overline{\text{OE}}$)	-	7	
C _O	Input Capacitance (I/O1-I/O16)	-	7	

Please refer to Timing Diagrams No. 2





9097248 0028272 669

Notes:




- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- All voltages are referenced to V_{SS} .
- I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
- I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
- Address can be changed one or less while $\overline{RAS}=V_{IL}$. In case of I_{CC4} , it can be changed once or less during a hyper page mode cycle (t_{HPC}).
- $t_{RAS}(\max.) = 300\text{ns}$ is only applied to refresh of battery back-up. $t_{RAS}(\max.) = 10\mu\text{s}$ is only applied to functional operating.
- An initial pause of $200\mu\text{s}$ is required after power-up followed by 8 \overline{RAS} only refresh cycles before proper device operation is achieved. When the internal refresh counter is used, a minimum of 8 \overline{CAS} before \overline{RAS} refresh cycles instead of 8 \overline{RAS} only refresh cycles are required.
- AC measurements assume $t_T=2\text{ns}$.
- $V_{IH}(\min.)$ and $V_{IL}(\max.)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- Measured with a load equivalent to 2 TTL loads and capacitance (-50 product: $C_L = 50\text{pF}$, 60/70 products: $C_L = 100\text{pF}$).
- $t_{OFF}(\max.)$, $t_{OEZ}(\max.)$, $t_{REZ}(\max.)$ and $t_{CEZ}(\max.)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to \overline{UCAS} , \overline{LCAS} leading edge in early write cycles and to \overline{WE} , leading edge in Read-Modify-Write cycles.
- t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\min.)$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; If $t_{RWD} \geq t_{RWD}(\min.)$, $t_{CWD} \geq t_{CWD}(\min.)$, $t_{AWD} \geq t_{AWD}(\min.)$ and $t_{CPWD} \geq t_{CPWD}(\min.)$ (Hyper Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.
- Operation within the $t_{RCD}(\max.)$ limit insures that t_{RAC} can be met. $t_{RCD}(\max.)$ is specified as a reference point only: if t_{RCD} is greater than the specified $t_{RCD}(\max.)$ limit, then access time is controlled by t_{CAC} .
- Operation within the $t_{RAD}(\max.)$ limit insures that $t_{RAC}(\max.)$ can be met. $t_{RAD}(\max.)$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\max.)$ limit, then access time is controlled by t_{AA} .
- If \overline{RAS} goes to high before \overline{CAS} high going, the open circuit condition of the output is achieved by \overline{CAS} high going (t_{OFF}). If \overline{CAS} goes to high before \overline{RAS} high going, the open circuit condition of the output is achieved by \overline{RAS} high going (t_{REZ}).

■ 9097248 0028273 5T5 ■

Data Out Hi-Z Control Logic

$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	Timing Specification
"H"		"L"	"H"	t_{OFF}
	"H"	"L"	"H"	t_{REZ}
"L"	"L"		"H"	t_{OEZ}
"L"	"H"	"L"		t_{WEZ}

Data Out Lo-Z Control Logic

$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	Timing Specification
"L"		"L"	"H"	t_{CLZ}
"L"	"L"		"H"	t_{OLZ}
"L"	"L"		"H"	t_{OLZ}

9097248 0028274 431