

54F350 Shifter

4-Bit Shifter (3-State)

Military Logic Products

Product Specification

FEATURES

- Shifts 4 bits of data to 0, 1, 2, 3 places under control of two select lines
- 3-State outputs for bus organized systems

DESCRIPTION

The 54F350 is a combination logic circuit that shifts a 4-bit word from 0 to 3 places. No clocking is required as with shift registers.

The 54F350 can be used to shift any number of bits any number of places up or

down by suitable interconnection. Shifting can be:

1. Logical – with logic zeros filled in at either end of the shifting field.
2. Arithmetic – where the sign bit is extended during a shift down.
3. End around – where the data word forms a continuous loop.

The 3-State outputs are useful for bus interface applications or expansion to a larger number of shift positions in end around

shifting. The active Low Output Enable ($\overline{OE}$) input controls the state of the outputs. The outputs are in the High impedance "off" state when $\overline{OE}$ is High, and they are active when $\overline{OE}$ is Low.

ORDERING INFORMATION


DESCRIPTION	ORDER CODE
16-Pin Ceramic DIP	54F350/BEA
16-Pin Ceramic FlatPack	54F350/BFA
20-Pin Ceramic LLCC	54F350/B2A

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
S_0, S_1	Select inputs	1.0/2.0	20 μ A/1.2mA
$I_0 - I_3$	Data inputs	1.0/2.0	20 μ A/1.2mA
$\overline{OE}$	Output enable input (Active Low)	1.0/2.0	20 μ A/1.2mA
$Y_0 - Y_3$	3-State outputs	150/33.3	3.0mA/20mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20 μ A in the High State and 0.6mA in the Low state.

PIN CONFIGURATION




LOGIC SYMBOL



Shifter

54F350

LOGIC DIAGRAM



FUNCTION TABLE

OE	S ₁	S ₀	I ₃	I ₂	I ₁	I ₀	L ₁	L ₂	L ₃	Y ₃	Y ₂	Y ₁	Y ₀
H	X	X	X	X	X	X	X	X	X	Z	Z	Z	Z
L	L	L	D ₃	D ₂	D ₁	D ₀	X	X	X	D ₃	D ₂	D ₁	D ₀
L	L	H	X	D ₂	D ₁	D ₀	D ₁	X	X	D ₂	D ₁	D ₀	D ₁
L	H	L	X	X	D ₁	D ₀	D ₁	D ₂	X	D ₁	D ₀	D ₁	D ₂
L	H	H	X	X	X	D ₀	D ₁	D ₂	D ₃	D ₀	D ₁	D ₂	D ₃

H = High voltage level
L = Low voltage level
X = Don't care
Z = High-impedance (OFF) state
D_n = High or Low state of referenced I_n input

LOGIC EQUATIONS

$$\begin{aligned} Y_0 &= \overline{S_0} \cdot \overline{S_1} \cdot I_0 + S_0 \cdot \overline{S_1} \cdot I_1 + \overline{S_0} \cdot S_1 \cdot I_2 + S_0 \cdot S_1 \cdot I_3 \\ Y_1 &= \overline{S_0} \cdot \overline{S_1} \cdot I_1 + S_0 \cdot \overline{S_1} \cdot I_0 + \overline{S_0} \cdot S_1 \cdot I_1 + S_0 \cdot S_1 \cdot I_2 \\ Y_2 &= \overline{S_0} \cdot \overline{S_1} \cdot I_2 + S_0 \cdot \overline{S_1} \cdot I_1 + \overline{S_0} \cdot S_1 \cdot I_0 + S_0 \cdot S_1 \cdot I_1 \\ Y_3 &= \overline{S_0} \cdot \overline{S_1} \cdot I_3 + S_0 \cdot \overline{S_1} \cdot I_2 + \overline{S_0} \cdot S_1 \cdot I_1 + S_0 \cdot S_1 \cdot I_0 \end{aligned}$$

Shifter

54F350

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage range	-0.5 to +7.0	V
V_I	Input voltage range	-0.5 to +7.0	V
I_I	Input current range	-30 to +5	mA
V_O	Voltage applied to output in High output state range	-0.5 to +5.5	V
I_O	Current applied to output in Low output state	40	mA
T_{STG}	Storage temperature range	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			0.8	V
I_{IK}	Input clamp current			-18	mA
I_{OH2}	High-level output current			-3	mA
I_{OH1}	High-level output current			-1	mA
I_{OL}	Low-level output current			20	mA
T_A	Operating free-air temperature range	-55		+125	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT
			Min	Typ ²	Max	
V_{OH2}	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, I_{OH2} = -3\text{mA}$	2.4			V
V_{OH1}	High-level output voltage	$V_{IH} = \text{Min}, I_{OH1} = -1\text{mA}$	2.5			V
V_{OL}	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, I_{OL} = \text{Max}, V_{IH} = \text{Min}$		0.35	0.50	V
V_{IK}	Input clamp voltage	$V_{CC} = \text{Min}, I_I = I_{IK}$		-0.73	-1.2	V
I_{IH2}	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7.0\text{V}$			100	μA
I_{IH1}	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$		1	20	μA
I_{IL}	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.5\text{V}$		-0.9	-1.2	mA
I_{OZH}	Off-state output current, High-level voltage applied	$V_{CC} = \text{Max}, V_{IH} = \text{Min}, V_O = 2.7\text{V}$		2	50	μA
I_{OZL}	Off-state output current, Low-level voltage applied	$V_{CC} = \text{Max}, V_{IH} = \text{Min}, V_O = 0.5\text{V}$		-2	-50	μA
I_{OS}	Short-circuit output current ³	$V_{CC} = \text{Max}, V_O = 0.0\text{V}$	-60	-90	-150	mA
I_{CC}	Supply current ⁴ (total)	I_{CCH}		22	35	mA
		I_{CCL}		26	41	mA
		I_{CCZ}		26	42	mA

Shifter


54F350

AC ELECTRICAL CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS						UNIT
			T _A = +25°C V _{CC} = +5.0V C _L = 50pF, R _L = 500Ω			T _A = -55°C to +125°C V _{CC} = +5.0V ± 10% C _L = 50pF, R _L = 500Ω			
			Min	Typ	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation delay I _n to Y _n	Waveform 1	3.0 2.5	4.5 4.0	6.0 5.5	3.0 2.5	7.0 6.5	ns ns	
t _{PLH} t _{PHL}	Propagation delay S _n to Y _n	Waveform 1	4.0 3.0	7.8 6.5	10 8.5	4.0 3.0	11 9.5	ns ns	
t _{pZH} t _{pZL}	Output enable time to High or Low level	Waveform 2 Waveform 3	2.5 4.0	5.0 7.0	7.0 9.0	2.5 4.0	10 10	ns ns	
t _{PHZ} t _{PLZ}	Output disable time from High or Low level	Waveform 2 Waveform 3	2.0 2.0	3.9 4.0	5.5 5.5	2.0 2.0	6.5 6.5	ns ns	

NOTES:


- For conditions shown as Min or Max, use the appropriate value specified under the recommended operating conditions for the applicable type and function table for operating mode.
- All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

APPLICATIONS


Shifter

54F350

APPLICATIONS (Continued)




APPLICATIONS (Continued)




Shifter

54F350


AC WAVEFORMS



Waveform 1. Propagation Delay Data and Select to Output




Waveform 2. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 3. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

NOTE: For all waveforms, $V_M = 1.5V$


TEST CIRCUIT AND WAVEFORM



Test Circuit for 3-State Outputs

SWITCH POSITION

TEST	SWITCH
t_{PLZ}	closed
t_{PLZ}	closed
All other	open



Input Pulse Definitions

DEFINITIONS:

 R_L = Load Resistor; see AC Characteristics for value. C_L = Load capacitance includes jig and probe capacitance; see AC Characteristics for value. R_T = Termination resistance should be equal to Z_{OUT} of pulse generators. V_X = Undocked pins must be held at: $\leq 0.8V$, $\geq 2.7V$ or open per Function Table.

INPUT PULSE CHARACTERISTICS				
Family	Rep. Rate	Pulse Width	t_{TLH}	t_{THL}
54F	1MHz	500ns	$\leq 2.5ns$	$\leq 2.5ns$