

SHC601BH

Ultra-High Speed SAMPLE/HOLD AMPLIFIER

FEATURES

- 100MHz SAMPLE RATE
- $\pm 0.02\%$ MAX LINEARITY ERROR
- ACQUISITION TIME (2.5V STEP):
 - 1% FSR 8ns
 - 0.1% FSR 12ns
 - 0.02% FSR 22ns
- 350V/ μ s SLEW RATE
- 900 FEMTO SECONDS RMS APERTURE UNCERTAINTY
- REPLACES HTS-0010

APPLICATIONS


- IMPROVING FLASH ADCs
- WAVEFORM DIGITIZERS
- VIDEO PROCESSORS
- PEAK DETECTORS
- BOXCAR INTEGRATORS
- DOWN CONVERTERS
- DAC DEGLITCHING

DESCRIPTION

The SHC 601 is a high speed sample/hold amplifier designed for use in ultra-fast, 12-bit data acquisition and signal processing systems. It acquires input step changes of 2.5V to 1% accuracy in 8ns and 0.02% accuracy in 22ns, typically. The open-loop output amplifier provides a maximum linearity error of $\pm 0.02\%$ with an output impedance of 10 Ω .

A 100MHz sample rate and extremely low aperture uncertainty (0.9ps rms) make the SHC601 suitable for RF signal processing applications.

In the sample (track) mode the SHC601 operates as a unity-gain buffer with a small signal bandwidth of 115MHz.



SPECIFICATIONS

ELECTRICAL

At +25°C ambient temperature, 10 SCFM airflow, and rated power supplies unless otherwise specified.

PARAMETER	SHC601BH			UNITS
	MIN	TYP	MAX	
SAMPLE/HOLD INPUTS				
ANALOG				
Voltage Range		±1.25	±2	V
R_{IN}		100		k Ω
Input Bias Current		25	75	μ A
DIGITAL (ECL Compatible): V_{IH} (HOLD)				
	-1.1		-0.8	V
	V_{IL} (SAMPLE)			V
	-1.8		-1.5	V
	$I_{IH}, V_{IN} = -1.1V$			μ A
	$I_{IL}, V_{IN} = -1.8V$			μ A
	0.5			μ A
SAMPLE/HOLD OUTPUT				
Voltage Range		±1.25	±2	V
Output Current	±40			mA
Short Circuit Protection		None		
Output Impedance (at DC)		10		Ω
Noise in Track Mode (wideband 100MHz into 50 Ω load)		400		μ Vrms
SAMPLE/HOLD TRANSFER CHARACTERISTICS				
DC ACCURACY/STABILITY				
Gain, $R_L = \infty^{(1)}$	0.96	0.98	1.00	V/V
Gain Temperature Coefficient		±28	±40	ppm/°C
Linearity Error ($\pm 1.25V$ Input)		±0.0095	±0.02	% of FSR ⁽²⁾
Zero Offset		±2	±5	mV
Temperature Coefficient		±80	±175	μ V/°C
Power Supply Sensitivity of Offset:		±2		mV/V
V_{DD1} (+5V)		±4		mV/V
V_{DD2} (-5.2V)		±11		mV/V
+ V_{CC} (+15V)		±20		mV/V
- V_{CC} (-15V)				mV/V
HOLD-TO-TRACK (SAMPLE) DYNAMICS; $R_L = 100\Omega, C_L = 3pF$				
Acquisition Time (with 2.5V step) ⁽³⁾ :		8	11	ns
To within ±1% of FSR (25mV)		12	16	ns
To within ±0.1% of FSR (2.5mV)		22		ns
To within ±0.02% of FSR (0.5mV)		1.5		ns
Switch Delay Time				ns
TRACK (SAMPLE)-TO-HOLD DYNAMICS; $R_L = 100\Omega, C_L = 3pF$				
Aperture Delay Time		4	7	ns
Aperture Uncertainty (jitter)		0.9		ps (rms)
Offset Step (pedestal)		±5	±20	mV
Temperature Coefficient		±50	±140	μ V/°C
Sensitivity to V_{DD2} (-5.2V)		±0.6		mV/V
Switch Delay Time		1.5		ns
Switching Transient: Amplitude		7	25	mVpk
Settling to within ±1mV		9	14	ns
TRACK (SAMPLE) MODE DYNAMICS				
Frequency Response: Full Power Bandwidth ($V_o = 2.5Vp-p$)	38	45		MHz
Small Signal Bandwidth ($V_o = 100mVp-p$)	100	115		MHz
Output Slew Rate	±300	±350		V/ μ s
Harmonic Distortion (2Vp-p input at 20MHz): $R_L \geq 250\Omega$		-55		dB
HOLD MODE DYNAMICS				
Droop Rate: at +25°C case temp		±20	±100	μ V/ μ s
at +85°C case temp		±0.9	±2	mV/ μ s
Feedthrough Rejection: 2.5Vp-p input; $R_L = 100\Omega, C_L = 3pF$ at 10MHz	65	77		dB
POWER SUPPLY REQUIREMENTS				
Supply Voltages: V_{DD1}	+4.75	+5.0	+5.25	V
V_{DD2}	-4.95	-5.2	-5.4	V
+ V_{CC}	+14.25	+15	+15.75	V
- V_{CC}	-14.25	-15	-15.75	V
Quiescent Current: V_{DD1} (+5V)		16	25	mA
V_{DD2} (-5.2V)		60	85	mA
+ V_{CC} (+15V)		30	40	mA
- V_{CC} (-15V)		27	40	mA
Power Dissipation ($I_{OUT} = 0mA$)		1.25	1.7	W
TEMPERATURE RANGE				
Specification ⁽³⁾	-25		+85	°C
Storage	-55		+125	°C

NOTES: (1) Gain Accuracy: Gain = $R_L (0.98V/V) / (R_L + 10\Omega)$. (2) FSR means Full-Scale Range. For SHC601 FSR = 2.5V. (3) SHC601BH is tested and specified in a forced air environment with a 10 SCFM airflow. For a normal convection environment $\theta_{JC} = 28.7^\circ\text{C/W}$ and $\theta_{CA} = 23.3^\circ\text{C/W}$. Case temperature is measured on top surface of package.

PIN ASSIGNMENTS

1	V _{DD1} (+5V)	13	Analog Input
2	V _{DD2} (-5.2V)	14	NIC*
3	NIC*	15	NIC*
4	V _{DD2} (-5.2V)	16	NIC*
5	Hold Command	17	NIC*
6	Digital Common	18	Analog Common
7	Power Common	19	Analog Common
8	+V _{CC} (+15V)	20	NIC*
9	NIC*	21	NIC*
10	V _{DD2} (-5.2V)	22	+V _{CC} (+15V)
11	Power Common	23	NIC*
12	-V _{CC} (-15V)	24	Analog Output


* NIC = No Internal Connection

ABSOLUTE MAXIMUM RATINGS

±V _{CC}	18.5V
V _{DD1}	+7.0V
V _{DD2}	-7.0V
Analog Input	±5.0V
Logic Input	V _{DD2} to +0.5V
Case Temperature	+100°C
Junction Temperature	+150°C
Storage Temperature	-40°C to +100°C

Stresses above these ratings may cause permanent damage to the device.



MECHANICAL



ORDERING INFORMATION

Basic Model Number	SHC601
Performance Grade Code	B H Q
B = -25°C to +85°C	
Package	H = ceramic DIP
Reliability Screening	Q = Q-screened

TYPICAL PERFORMANCE CURVES



THEORY OF OPERATION

The SHC601 is a high-speed sample/hold amplifier with low distortion, fast acquisition time and very low aperture uncertainty (jitter). A diode bridge sampling switch is used to achieve an acceptable compromise between speed and accuracy. The diode bridge switching transients are buffered from the analog input by a high input impedance buffer amplifier. Since the hold capacitor does not appear in the feedback of the diode bridge output buffer, the capacitor can acquire the signal in 8ns. The low-bias-current output buffer droop appears only as an offset error and does not affect linearity.

LAYOUT

Each power supply pin should be bypassed with a 1μF tantalum capacitor connected directly from each pin to a heavy copper ground plane. All unused pins should be connected to ground and input and output connections should be short and direct in keeping with the high frequency performance of the SHC601.

Good RF layout techniques should be used—a heavy two ounce copper ground plane is strongly recommended. Wire-wrap or "prototype" boards will not give satisfactory performance.

Longer input/output traces or capacitive loads (such as a flash ADC) may require decoupling with a series resistor of 10Ω to 50Ω.

DISCUSSION OF PERFORMANCE

HARMONIC DISTORTION

Figure 1 shows the harmonic distortion at various frequency ranges. Figure 2 is a block diagram of the Harmonic Distortion Test.

APERTURE JITTER

An ECL signal with rising and falling edges of 1V/ns is




Figure 1. Harmonic Distortion vs Frequency.




Figure 2. Harmonic Distortion Test Block Diagram.

applied to both the S/H input and the analog input (see Figure 3). A delay line is used to compensate for the aperture delay time and can be made up of various coax lengths or by using a calibrated line such as an Allen Avionics Model VRM011. Because of the variation in the other cable lengths, coax (A) length may have to be adjusted to locate the sample and hold point at the midpoint of the signal transition.

In this test the midpoint of the ECL signal is held; approximately $-1.3V$. Once the cable delays have been adjusted, the scope presentation will consist of noise due to aperture jitter on the held value of $-1.3V$. The peak-to-peak value of the noise band around the held value, divided by four, gives the approximate rms value of the noise. When divided by the rate of change of the input signal, the result will be aperture jitter.

It is important that the rate of change used is the effective slew rate seen at the switching mechanism inside the SHC601. For example, this signal will be slower than the pulse generator slew rate due to the slew rate limitations of an input buffer. The effective slew rate is determined by measuring the amount the held value changes versus a known change in delay of the delay line.

For example:

$$\begin{aligned} \text{Effective Slew Rate} &= 0.35V/ns \\ \text{Noise band} &= 1.4mV_{p-p} = 0.35mV_{rms} \end{aligned}$$

If rms noise is in mV and slew rate in V/ns, the jitter will be in ps rms:

$$(0.35mV_{rms}) \div (0.35V/ns) = 1ps \text{ rms}$$




Figure 3. Aperture Jitter Test Circuit.